

APPLICATION FOR UNITED STATES LETTERS PATENT


for

**WAVE LENGTH ASSOCIATIVE ADDRESSING  
SYSTEM FOR WDM TYPE LIGHT PACKET STEERING**

Inventors:

ALAN Y. CHOW  
VINCENT Y. CHOW

---



MAYER, BROWN & PLATT  
P.O. Box 2828  
Chicago, Illinois 60690-2828

**WAVE LENGTH ASSOCIATIVE ADDRESSING  
SYSTEM FOR WDM TYPE LIGHT PACKET STEERING**

**FIELD OF INVENTION**

2        This invention relates to a method and apparatus for embedding  
transparent action and addressing information directly onto optical data packets for  
4        optical transmission. More particularly, the invention relates to an overlay encoding  
scheme, which is carried on other optical data packets in WDM type transmission  
6        channels to produce a parallel data word or a serial header code which steers the data  
packets.

8        **BACKGROUND OF INVENTION**

10       The use of digital modulation to transmit large amounts of data such as audio,  
video, voice, graphical and other media has created the need for a reliable and rapid data  
carrier means. Large amounts of information are now transmitted over the Internet,  
12       which has proven a cost effective and ubiquitous medium for data exchange. In its  
inception, the Internet was based on telephonic communications, which were in turn  
14       based on wire connections and electrical switching. The great amount of digital data  
used by multi-media has required the use of higher capability and higher speed  
16       transmission media. Fiber optic cable has proven to be an ideal backbone for the Internet  
because it has a large bandwidth and may carry much more data than wire cable. The  
18       theoretical capacity of a single optical fiber is vast, on the order of 25 Terahertz (1,000

Gigahertz = 1 Terahertz). Today, optical fiber capacity is nearing this Terahertz range  
2 driven by unprecedented growth in the Internet that is doubling every 10 months.

4 The Internet uses an address protocol which requires data to be assigned  
addresses and divided into different packets. The data packets are then routed through  
6 the communications network to a receiving medium which has the assigned address  
numerous devices, termed routers, which function to route data traffic to the correct  
8 destination according to its addresses.

10 Currently the telephone communications network has an optical layer with a  
backbone network of high speed fiber optic cables. The optical layer is a conglomeration  
12 of numerous data signals carried long distances by cables arranged in ring and mesh  
topologies. The optical layer interfaces with an electronic layer of local inputs and  
14 outputs of digital information. The electronic layer uses digital switches and electronic  
add/drop multiplexers to route electronic signals converted from optical signals or to  
convert electrical signals to optical signals.

16 The high end of the optical spectrum standard for fiber optics is currently OC-  
192, which allows data bit rates of 10 gigabits per second per channel. The OC or  
18 Optical Carrier standards are incremental increases in data rates relative to OC-1 at 51.84  
Mbits/sec. The current levels of OC-1, OC-3, OC-12, OC-48 and OC-192 are  
20 specifically at 51.84 Mbits/sec, 155.52 Mbits/sec, 622.08 Mbits/sec, 2.48832 Gbits/sec,  
and 9.95328 Gbits/sec (or 10 Gbits/sec for simplicity). Previously, data had been

transmitted through fiber optical cable using time division multiplexing ("TDM") which  
2 sends signals representing data divided by slices of time. Thus, a single optical fiber  
could carry only one data signal at a time. In order to increase the rate at which data was  
4 transmitted, additional fibers were added or circuitry was installed to increase the speed  
of data transmission. Although light signals over fiber optic cable degrade less than  
6 electronic signals over wire cables, a series of repeaters (devices which read the  
incoming TDM signals and replicate them for further transmission) are necessary to  
8 maintain the signal at approximately 40 km increments.

In order to increase the capability or bandwidth of fiber optic without the  
10 attendant increase in data rates, circuitry or cables, wavelength multiplexing has been  
developed. This method encodes data signals in different wavelengths or WDM channels  
12 and simultaneously transmits these wavelengths (colors) through a single strand of fiber  
optic cable. Thus, a single optical fiber can hold in excess of 200 wavelengths in multi-  
14 channel systems such as DWDM (Dense Wavelength Division Multiplexing) or  
16 HDWDM (high density WDM). Typically, WDM covers 40 or less wavelength  
18 channels while DWDM reaches to 120 channels followed by even greater channel counts  
for HDWDM. In these schemes, each wavelength is independent and acts as one optical  
20 channel. One advantage of DWDM is the ability to carry more data without going to  
higher bit rates. This reduces many of the long-haul and signal-to-noise complexities  
faced by the TDM method while keeping incremental cost under control.

DWDM light transmission is typically generated by a laser diode array having  
2 one laser for each wavelength. At the receiving end, high-speed detectors such as PiN  
4 (P-Intrinsic-N) , APD (Avalanche-Photo-Detector), or MSM (metal-silicon-metal)  
6 elements are matched to each DWDM wavelength/channel used. To ensure that all light  
wavelengths will propagate equally well in one fiber, the wavelengths must be spaced  
8 very close together to fit inside a given transmission window inherent to that fiber. For  
10 long range applications, single mode fibers are used to propagate only one wave mode.  
12 Single mode transmission offers the lowest losses and maximizes the long haul distances  
possible between repeater or regeneration sites. The single mode fiber transmission  
14 window is between 1528nm to 1561nm (C-band) and is typically referred to as the 1550  
window. The large amount of data traveling over an Internet backbone route requires  
efficient transmission protocols that insure the reliability of the data at the greatest  
possible speed. Thus, an individual DWDM optical cable may carry numerous light  
signals on many different wavelength channels.

The fiber optic medium is robust and is naturally free from electrical and  
16 electromagnetic interference. However, even with the high data bandwidth enjoyed by  
fiber optics, increasing amounts of information require methods of more efficient data  
18 transmission that address the needs for data buffering and data grooming.

Previous generation optical fiber systems increased bandwidth by increasing data  
20 rates. This required repeaters units to amplify the signals every 40km or less. DWDM  
with multiple channels permit operation at slower rates while increasing bandwidth. This

allows repeater stations to be spaced further apart to 120km distances. At each repeater  
2 station, optical signals are reconditioned by being reshaped, retimed and reamplified ("3-  
R restoration"). With DWDM, the cost of increased bandwidth is much lower than  
4 traditional TDM solutions. New wavelengths may be added at low incremental costs to  
match demand. Thus, DWDM allows transmission of greater data, is scalable and takes  
6 advantage of already deployed fiber.

The packets of individual optic signals must be eventually channeled to their  
8 proper destination address resulting in splitting the DWDM channel into individual data  
packets by demultiplexing. Routers are used to demultiplex, sort (data grooming) and  
10 then recombine optical packets into new light signals until the packets reach their  
intended destinations. This complex process is accomplished by first converting the light  
12 signals into electrical signals and then steering them accordingly in the electrical domain  
followed by a final conversion back to the light domain. Once back to light form, the  
14 signal is again launched into another fiber as the packet continues its journey. This  
conversion process is known as the OEO (optical-electrical-optical) and is repeated many  
16 times until a packet finally reaches its destination. High capacity data buffering plays a  
very important role in the OEO function since the optical signals must be held while  
18 electronic processing occurs. Conversion of data packets from one channel to another or  
changing the relative position of one data set to another requires sophisticated First In -  
20 First Out buffers (FIFOs) and very fast memories.

The routers may also have the ability to perform 3-R regeneration and to perform  
2 add-drop functions. At these router locations, new light data can also be injected (added)  
into the optical backbone or light data may be dropped at that node to service customers  
4 located in that area. In other parts of the optical network, optical add-drops and 3-R  
regeneration are performed as stand alone functions.

6 Current optical routers are heavily dependent on the OEO function.  
Unfortunately, this conversion adds significant delays and makes true optical packet  
8 steering extremely difficult. In most cases, steering the light signal must be  
accomplished in under 5 nsec to have any reasonable chance for preserving optical  
10 efficiency. OEO functions, therefore, must be minimized or eliminated in a true optical  
management system. In order to ensure that no optical data is lost, light buffering must  
12 be employed. Light buffering is a technique where a light packet enters a long loop of  
fiber to manufacture a time delay (in the nanosecond to microsecond range) to enable a  
14 supporting electrical function (such as a microcomputer) time to perform its tasks. The  
fiber delay loop used may extend to kilometers in length depending on the delay time  
16 required. Such optical buffering techniques are limited and do not increase system  
performance or replace wavelength management functions performed in the electrical  
18 domain. Thus, present systems such as the SONET (synchronous optical network)  
infrastructure are hybrid optical systems that must depend heavily on multiple OEO  
20 conversions to route data packets between a source and a destination.

Another delay in transmitting data using wavelength division multiplexing is the  
2 amount of time it takes for each router to correctly read the address of the packets of  
data. Since the DWDM method uses separate wavelength channels, each channel must  
4 be read separately in order to determine the address and thus the destination of the data.  
This delay is the principal bottleneck for efficient DWDM deployment and true optical  
6 packet routing.

Finally, the present methods of sending address or control codes commensurate  
8 with raw data rate speeds are inefficient and must be executed in the electrical domain.  
With data rates upwards of terabits present in a DWDM fiber, conventional detection  
10 techniques for address coding are forced to read all the signals in real time just to isolate  
a few bits of control code. This requires a terabit level engine for each fiber to perform  
12 basic signal and address code functions, rendering the approach impractical. Even if  
processing can be managed, the need to offload single sensor outputs with associated  
14 amplification creates many timing and phasing issues at gigabit rates when signal  
waveforms must be preserved to picosecond accuracies for reliable operation. These  
16 problems prevent current technology from effectively taking advantage of the power  
offered by light to light direct comparisons.

18 Thus, a need exists for a rapid light to light detector which transparently detects  
packet header and overlay data contents. There is a further need for an optical code  
20 detector which does not require signal conversion into an electrical medium. There is a  
further need for a method of addressing optical channels for rapid routing of optical

signals on the fly. There is also a need for a device which allows different data signals to  
2 be added and dropped optically to efficiently route data signals. There is also a need for  
an optical buffer that can directly groom and route optical signals based on the steering  
4 data present in packet headers and overlay codes.

### SUMMARY OF THE INVENTION

6 These needs may be addressed by the present invention which is embodied in an  
optical data decoder for detecting a data sequence from an optical signal carrying data  
8 signals at different light wavelengths and a marker wavelength signal multiplexed as a  
single signal. The data sequence is encoded on the different light wavelengths by  
10 modifying selected data signals. The optical data decoder has a plurality of optical  
detector units each corresponding to each different light wavelength carrying a data  
12 signal. Each of the optical detector units have a photo detector having an anode and a  
cathode, the photo detector in exposure to the data signal. A reference detector has an  
14 anode and a cathode. The anode of the reference detector is coupled to the cathode of the  
photo detector, and the cathode of the reference detector is coupled to the anode of the  
16 photo detector. The reference detector is exposed to the marker wavelength signal.

18 The invention may also be embodied in a method for transmitting a data sequence  
in an optical data transmission system having multiple data signals modulated on  
20 different selected light wavelengths. The multiple data signals are multiplexed into a  
single optical signal. A marker signal is provided which is modulated on a selected

reference wavelength. Selected data signals are modified to encode the data sequence to  
2 correspond to a single selected data signal.

The invention may also be embodied in an optical router for routing data signals  
4 from an optical fiber to a selected destination. The optical fiber carries a single optical  
signal which has multiplexed data signals modulated at different light wavelengths, a  
6 marker wavelength signal, and a data sequence corresponding to a selected data signal  
encoded on the different light wavelengths of the data signals. The router has an optical  
8 buffer which has an optical data detector coupled to the optical fiber. The optical data  
detector has detector units which each sense light at a different wavelength and sense the  
10 marker wavelength signal. The detector produces an output indicative of the presence of  
a selected data sequence in the data sequence. A fiber optic delay loop holds the optical  
12 signal. A data output channel is provided. An optical switch is coupled to the optical  
fiber and the data channel. The fiber optic delay loop has a length sufficient to delay the  
14 optical signal for a time interval sufficient to detect the selected data code and activate  
the optical switch. A processor unit is coupled to the buffer and the optical switch. The  
16 processor unit reads the output of the detector of the buffer and controls the optical  
switch to divert the light signal to the data channel on detection of the selected data  
18 sequence.

The invention also may be embodied in an optical code detector for detecting an  
20 information code from an optical signal carried on an optic fiber. The optical signal has a  
header portion containing the information code encoded with different levels of light and

a data portion. The optical code decoder has a plurality of optical storage devices  
2 coupled to the optical fiber. Each optical code detector stores a segment of the  
information code and emitting the light encoding the segment. An optical detector unit is  
4 provided for each segment of the information code and are each exposed to the segment  
light. The optical detector units each have a first photo detector having an anode and a  
6 cathode. A second photo detector has an anode and a cathode. The anode of the second  
photo detector is coupled to the cathode of the first photo detector, and the cathode of the  
8 second photo detector is coupled to the anode of the first photo detector. A light emitter  
array is optically coupled to the optical detector units.

10 The invention may also be embodied in a method for decoding information code  
in an optical data transmission system having a light modulated data signal having a data  
12 portion and a header containing the information code. The light signal is carried on a  
fiber optic cable. The information code is separated in the header into discrete light  
14 segments. The discrete light segments is determined to a predetermined pattern. A  
match is indicated when the predetermined pattern is the same as the discrete light  
16 segment.

The invention may also be embodied in an optical buffer for storing data signals  
18 from an optical fiber for further downstream processing. The optical fiber carries data  
signals at different light wavelengths and a marker wavelength signal multiplexed as a  
20 single signal, and a data sequence encoded on the different light wavelengths by  
modifying selected data signals. The optical buffer has an optical data detector optically

coupled to the optical fiber. The optical data detector has detector units which optically  
2 sense the data sequence. The detector produces an output indicative of the presence of a  
selected data sequence code. A fiber optic output is provided. An optical switch has an  
4 input coupled to the optical fiber and a first output coupled to the fiber optic output, and a  
second output. The optical switch permits the optical signal to be routed via the first  
6 output to the fiber optic output or to the second output. A buffer fiber optical loop is  
coupled to the detector. The second output of the optical switch is coupled to the fiber  
8 optical loop through the second output. A processor unit is coupled to the detector and  
the optical switch. The processor unit reads the output of the detector and controls the  
10 optical switch to divert the optical signal to the buffer fiber loop.

It is to be understood that both the foregoing general description and the  
12 following detailed description are not limiting but are intended to provide further  
explanation of the invention claimed. The accompanying drawings, which are  
14 incorporated in and constitute part of this specification, are included to illustrate and  
provide a further understanding of the method and system of the invention. Together  
16 with the description, the drawings serve to explain the principles of the invention.

#### BRIEF DESCRIPTION OF DRAWINGS

18 Figure 1 is a schematic diagram of the basic optical light signal detector used by  
an embodiment of the present invention to detect optical information signals;

Figure 2 is a top view of an integrated circuit layout of the basic PiN optical light

2 signal detector used by an embodiment of the present invention;

Figure 3 is a cutaway view of the integrated circuit layout of the basic PiN optical

4 detector used by an embodiment of the present invention along the line 3-3' in Figure 2;

Figure 4 is a diagram of a fiber optic data transmission network incorporating the

6 address scheme and optically buffered routers of an embodiment of the present invention;

Figure 5 is a diagram of the data channels with address code bit values on the

8 parallel channels used by an embodiment of the present invention;

Figure 6 is a circuit diagram of an optical code detector according to an

10 embodiment of the present invention;

Figure 7 is a block diagram of an optical buffer loop employing the overlay

12 encoding scheme including the optical code detector engine for direct header packet

decoding;

Figure 8 is a block diagram of an enhanced optical buffer loop with wavelength

conversion and packet level grooming capabilities according to an embodiment of the

16 present invention;

Figures 9A-9G is a packet flow diagram showing the packet grooming

18 capabilities of the optical buffer loop in Figure 7;

Figure 10 is a block diagram of a direct header pattern decoder engine based on a

20 preset optical look-up table;

Figure 11 is a block diagram of an alternative direct header pattern decoder

2 engine based on a dynamic programmable look-up table;

Figure 12 is a block diagram of an add-drop router according to an embodiment

4 of the present invention;

Figure 13 is a block diagram of a cross-connect router according to an

6 embodiment of the present invention;

Figure 14 is a diagram showing an average DC method for decoding data ZERO

8 bits using the optical detectors according to one embodiment of the present invention;

Figure 15 is a diagram showing the average DC method for decoding data ONE

10 bits using the optical detectors according to one embodiment of the present invention;

Figure 16 is a diagram showing a fast offset DC method for decoding data ZERO

12 bits using the optical detectors according to one embodiment of the present invention;

Figure 17 is a diagram showing a fast offset DC method for decoding data ONE

14 bits using the optical detectors according to one embodiment of the present invention;

Figure 18 is a top view of an integrated circuit implementation of an optical PiN

16 address decoder array according to an embodiment of the present invention;

Figure 19 is a side cross-section view of a ZERO bit PiN detector integrated

18 circuit of the optical decoder array in Figure 18 taken along the line 19-19'; and

Figure 20 is a side cross-section view of a ONE bit NiP detector integrated circuit

20 of the optical decoder array in Figure 18 taken along the line 20-20'.

DESCRIPTION OF THE PREFERRED EMBODIMENT

2           While the present invention is capable of embodiment in various forms, there is  
shown in the drawings and will hereinafter be described a presently preferred  
4           embodiment with the understanding that the present disclosure is to be considered as an  
exemplification of the invention, and is not intended to limit the invention to the specific  
6           embodiment illustrated.

8           The present invention is directed toward an optical address system and method  
10          which may be embodied in an optical coding and buffering system utilizing a bandwidth  
discriminating optical detector 10 shown in Fig. 1. The optical detector 10 is further  
12          described in U.S. Patent No. 5,837,995 to the same inventors and is hereby incorporated  
by reference. The optical detector 10 has two photo detectors exemplified by PiN  
14          photodiodes 12 and 14, electrically connected in an inverse parallel manner such that the  
anode of the first photodiode 12 is electrically connected to the cathode of the second  
16          photodiode 14 via a first common conductor 16, and the cathode of the first photodiode  
12 is connected to the anode of the second photodiode 14 via a second common  
conductor 18.

18          The first photodiode 12 has a first bandwidth filter 20, and the second photodiode  
20          14 has a second bandwidth filter 22. The first bandwidth filter 20 passes a different  
bandwidth of light than the second wavelength filter 22. Because each  
wavelength-portion filtered photodiode 12 and 14 responds only to its own specific  
22          bandwidth of light, a light source may be provided from a distant location without

cross-talk interference. Instead of bandwidth filters (high, low or bandpass), a  
2 spectrometer device may be used instead to limit the light energy bandwidth reaching the  
photodiodes 12 and 14. This type of optical channel demultiplexing is commonly found  
4 with fiber optics telecom equipment. The term "light" is not restricted to visible light,  
but also include wavelengths from the far ultraviolet to the far infrared as a function of  
6 the detector type or technology used. Light wavelengths used in optical  
telecommunications depend on the application but generally fall within the 0.8-1um and  
8 1310nm and 1550nm windows. Photo detectors for telecommunications are typically  
based on group IV elements such as Silicon or group III-V elements such as Indium  
10 Phosphide (InP), Gallium Arsenide (GaAs), Indium Gallium Arsenide (InGaAs) and  
Silicon Germanium integrated circuits. Examples of other detector types include  
12 ultraviolet GaN (gallium nitride) detectors, APD (avalanche photodetector), SAM APD  
(separate amplification multiplication avalanche photodetector), MQW (multiple  
14 quantum wells) and MSM (metal semiconductor metal) sensor elements.

The voltage phase developed by the bandwidth filter optical detector 10 is  
16 measured from the first output terminal 24 and the second output terminal 26. A first  
transmitter signal light source 28 at a specific bandwidth to the first photodiode 12 is  
18 represented by the arrows. A second reference light source 30 to the second photodiode  
14 is represented by the arrows. The voltage-phase polarity developed at the output  
20 terminals 24 and 26 is determined by which of the two photodiodes 12 or 14 produces a  
higher voltage which is dependent on the relative intensity of illumination they receive

from the transmitter signal light sources 28 and 30. For example if the first photodiode  
2 12 produces a higher voltage than the second photodiode 14, then the voltage phase  
measured from the first output terminal 24 relative to output terminal 26 will be negative  
4 and the voltage-phase from the second output terminal 26 will be positive relative to  
output terminal 24. In contrast, if the voltage from the second photodiode 14 is greater  
6 than the voltage from the first photodiode 12, then the voltage-phase measured from the  
first output terminal 24 relative to output terminal 26 will be positive and the voltage-  
8 phase measured from the second output terminal 26 relative to the output terminal 24 will  
be negative. Thus, if the two photodiodes 12 and 14 are similar or as identical as  
10 possible, the voltage-phase from the output terminals 24 relative to the output terminal 26  
or vice versa is controlled by relative intensity of illumination of the two photodiodes, i.e.  
12 changes in the relative illumination from transmitter signal light sources 28 and 30 to the  
two photodiodes 12 and 14.

14 The voltage output may be biased by means of a light emitting diode (LED) or a  
vertical cavity surface emitting laser (VCSEL) or an equivalent light source with a  
16 controlling aperture focused on either the photodiode 12 or the photodiode 14. A LED  
32 is focused on the photodiode 12. When power is directed to the LED 32, the  
18 photodiode 12 is biased to a voltage which depends on the intensity of the LED 32.  
Correspondingly, a LED 34 is focused on the photodiode 14 and causes the photodiode  
20 14 to be biased to a voltage which depends on the intensity of the LED 34. In this  
manner, the output of the optical detector 10 may be prebiased with any offset voltage to

match the needs of the application. Also, reverse DC bias may be added to both PiN  
2 devices as is well known in the art to increase photodetector response speed. The reverse  
bias may be accomplished by coupling optional reverse bias elements such as DC voltage  
4 sources 13 and 15 in series with the photodiodes 12 and 14. The voltage sources 13 and  
15 may preferably be photovoltaic devices which use a light input to generate a specific  
6 voltage.

Additionally, an optional load resistor 17 may be coupled in parallel to the  
8 photodiodes 12 and 14. The load resistor 17 is desirable when the photo detectors such  
as photodiodes 12 and 14 are reverse biased as described above in order to nullify noise  
10 currents which may result in output voltage drift away from 0 volts. When light  
intensities are not equal across the photodiodes 12 and 14, the load resistor 17 serves to  
12 limit the voltage swings (prevents forward biasing of the photodiodes) detected across  
the output terminal 24. This insures that response speed is maximized. The value of the  
14 load resistor 17 is sized to the application to yield a maximum voltage signal while  
preserving response speed and preventing noise voltage effects. This value may typically  
16 range from 50 ohms to 1 Mega ohms depending on the application. A load resistor is  
necessary in detectors which are cascaded as will be explained below.

18 Preferably, as shown in FIGs. 2-3, the bandwidth filter optical detector 10 is  
constructed as a monolithic integrated circuit on a silicon substrate with conventional  
20 doping methods. Of course other integrated circuit materials and fabrication techniques  
may be used. The two PiN photodiodes 12 and 14 are fabricated along with the first

bandwidth filter 20, and the second bandwidth filter 22. A P+ surface 40 of the first  
2 photodiode 12 has an anode 42 deposited around the entire edge of the P+ region 40. The  
first photodiode 12 has a cathode 44 which is deposited completely over a large area of  
4 an N+ region 46. The anode 42 and the cathode 44 may be fabricated from metal as will  
be described below. Similarly a P+ region 48 of the second photodiode 14 has an anode  
6 50 deposited around the entire edge of its P+ region 48. The second photodiode 14 has a  
cathode 52 deposited completely over a large area of an N+ region 54. A starting P-type  
8 silicon substrate 56 is shown surrounding the two photodiodes 12 and 14. Although the  
starting monolithic silicon substrate 56 for the illustrated preferred embodiment of the  
10 bandwidth filter optical detector 10 of the present invention is undoped silicon, those  
skilled in the art will recognize that P-type or N-type silicon may also be used as a starting  
12 monolithic silicon substrate by altering the fabrication of the photodiodes 12 and 14.

Additionally, other semiconductor materials such as gallium arsenide may be  
14 used for the integrated circuit fabrication. A gallium arsenide PiN diode is fabricated as  
described above, except the starting semiconductor material is GaAs. As is known in the  
16 art, different N+ dopant materials such as Si, S or Fe and different P+ dopant materials  
such as Be, Zn, C, Mg or Mn may be used. Separation areas between PiN devices may  
18 be optimized with trench isolation and other techniques known in the art.

Interconnection between PiN devices may be based on Ti/Au metallization. The wider  
20 bandgap of GaAs materials is best matched at 1.55 um while visible range operation is  
optimized using silicon based detectors. Other semiconductor systems that are similar to

silicon based circuits include InGaAs and InGaAsP structures. Fabrication of the PiN  
2 detector structures may also be accomplished with epitaxial techniques such as chemical  
vapor deposition (CVD) and molecular beam epitaxy (MBE), both well known in the art.

4 As illustrated in Fig. 3, the construction of the wavelength filter optical detector  
10 follows standard semiconductor fabrication processes. The photodiodes 12 and 14  
6 each have a distinct intrinsic layer 58 and 60, respectively, which are used in this  
embodiment because of their wider depletion region and higher switching speeds. A first  
8 heavily doped N-region 62 and a second heavily doped N-region 64 are fabricated in  
close proximity to each other in the starting undoped substrate 56. The N+ regions 46  
10 and 54 are then fabricated in the first N-region 62 and the second N-region 64  
respectively. A first heavily doped P-region 66 and a second heavily doped P-region 68  
12 are then fabricated in the first N-region 62 and second N-region 64 respectively. The  
intrinsic layer 58 then forms at the junction of the P-region 66 and the N-region 62. The  
14 intrinsic layer 60 then forms at the junction of the P-region 68 and the N-region 64. The  
P+ region 40 is then fabricated in the heavily doped P-region 66 and the P+-region 48 is  
16 then fabricated in the heavily doped P-region 68. A metallic layer which forms the anode  
42 is deposited on the P+ region 40 on its perimeter to permit a large area of electrical  
18 contact and also forms the anode 50 deposited on the second P+ region 48 on its  
perimeter to permit a large area of electrical contact. The metallic layer also forms the  
20 cathode 44 which is deposited on the entirety of the N+ region 46 to permit a large area  
of electrical contact and the cathode 52 which is deposited on the entirety of the N+

region 54 to permit a large area of electrical contact. The use of a thin metal layer such as aluminum can be used anywhere on the photodiode surface pattern where blocking incident light is desirable. This custom patterning can be used to tune the relative sensitivities of each element thereby producing different optical strengths between the first and second diode elements of a diode pair.

The first wavelength filter 20, which in the preferred embodiment is a multilayer dielectric layer, is deposited on the first photodiode 12. The second wavelength filter 22, which in the preferred embodiment is a multilayer dielectric filter, is deposited on the second photodiode 14. The filter layers 20 and 22 each pass a different bandwidth of light. In the preferred embodiment for example, the first filter layer 20 has a bandwidth pass of one ITU wavelength (International Telecommunications Union) with a 0.39nm window (50 Gigahertz spacing) between the wavelengths of 1528.77 nm (196.10 GHz) and 1560.61 nm (192.10 GHz) where 81 DWDM channels have been defined based on the ITU-T C-band G.692 standards. With DWDM specifications, this 31.84 nm window is filled with many more wavelength channels at much closer spacings. At 20 Gigahertz spacing, 202 optical channels are possible. The second filter layer 22 has a bandwidth pass window at a different ITU-T wavelength. Of course, other bandwidths, both greater and smaller, may also be used.

A silicon dioxide insulating layer 70 is fabricated on the areas of the substrate 56 not covered by the filter layers 20 and 22. Openings are etched in the filter layers 20 and 22 to expose the anodes 42 and 50 and cathodes 44 and 52. A first common conductor

72 is then deposited to connect the cathode 44 of the first photodiode 12 to the anode 50  
2 of the second photodiode 14. The second common conductor 74 is deposited to connect  
the anode 42 of the first photodiode 12 to the cathode 52 of the second photodiode 14.  
4 The common conductors 72 and 74 also serve as the output terminals 16 and 18 shown in  
FIG. 1.

6 The optical detector 10 forms the basis of an optical buffer and optical code  
detector by allowing fast reading of light signals at specific wavelengths which are  
8 determined by the first wavelength filter 20. As will be described below, a unique  
combination of direct optical packet header codes with an overlay coding scheme permit  
10 the construction of an array of optical code detectors, based on the optical detector 10,  
that enable packet specific destination, control or action codes, also in light form, to be  
12 interleaved into DWDM (dense wavelength division multiplexing) optical channels  
without disruption to normal data flow. The end result is an optical buffer that may  
14 rearrange optical packets within a DWDM fiber in any transmission order by using  
packet specific codes synchronized to the leading edge of individual data packets.

16 FIG. 4 shows a diagram of a typical data transmission network 80. The backbone  
of the data transmission network 80 is a fiber optic cable 82 using dense wavelength  
18 division multiplexing ("DWDM") for data transmission. In ten DWDM channels of the  
fiber optic cable 82, for example, up to 100 gigabits/second of data can be transmitted.  
20 Of course higher data rate capabilities may be achieved by adding more wavelengths  
(colors). Data is sent on the fiber optic cable 82 from a DWDM terminal 84 in the form

of multiplexed light signals at different wavelengths for each data channel. As the light  
2 signals at all wavelengths travel down the optic fiber 82 down a typical span, the  
wavelength (colors) will propagate at slightly different speeds but the propagation  
4 differences are a function of the dispersion coefficient in the fiber type used. This error  
may be reduced or eliminated by using low dispersion fiber or by inserting short  
6 compensating fiber segments into all DWDM channels during demultiplexing. The  
effect of compensation is that all wavelengths will reach the destination point at about the  
8 same time. The practical limit for fiber spans is around 100km because various forms of  
cascaded distortions are manifested at the bit level that will degrade an eye diagram for a  
10 given bit rate. An eye diagram is a visual tool produced by random logic data showing  
the ease for separating ONE and ZERO bits by a receiver receiving this data at the end of  
12 a fiber span.

The DWDM terminal 84 is connected to data sources 86 which may represent  
14 voice, computer, video or other forms of digitally modulated data. The data signals from  
the data sources 86 are connected to a transponder interface 88 which converts the data  
16 into light at different wavelengths for transmission. Each of the different signals from  
the transponder interface 88 are then connected to an optical multiplexer 90 which  
18 combines the signals for transmission along the fiber optic cable 82. A series of optical  
signal amplifiers 92 are spaced along the fiber optic cable 82 to amplify the light signals  
20 and insure signal reliability by 3-R regeneration.

2        The data may be ultimately received by a second DWDM terminal 94 which  
represents a large number of users at an end destination. The signals from the fiber optic  
4        cable 82 are connected to an optical demultiplexer 96 which separates the different data  
signals into different wavelengths. The data signals are then connected to a transponder  
6        interface 98 which translates the optical signals into electronic data signals to the  
destination receivers 100 which may be phones, computers or any other digital data  
demodulation device.

8        There may be a number of different destinations for data transmitted over the  
fiber optic cable 82 which are represented by a series of trunk lines 102, 104, 106 and  
10      108. The trunk lines 102-108 are connected to the fiber optic cable 82 via a series of  
routers 112, 114, 116 and 118 respectively. The trunk lines 102-108 may be additional  
12      fiber optic cables or wire cables. The trunk lines 102-108 lead to data sources 122, 124,  
14      126 and 128 respectively, which may be additional routers, separate computer networks  
or any other type of data transmission/reception source.

16      At each router 112-118 the wavelength data channels may be processed in many  
different ways. For example, each of the routers 112-118 may contain optical amplifiers  
in the same manner as optical amplifier 92 in order to boost the optical signal. The router  
18      112 performs an add-drop function where specific light data packets can be "dropped"  
from an optical wavelength channel of the optical fiber 82. These light data packets are  
20      dropped because they may be sent to a destination such as data source 122 via trunk line

102 by the router 112. At the same time, new optical information is "added" from other  
2 data sources to refill this empty bandwidth by the router 112.

Another important function is a cross-connect switch which is performed by  
4 router 114 where data from any input channel may be routed to one (or more) of the  
6 different data channels on the fiber optical cable 82. The router 114 may also cross  
connect the optical channel to other destinations such as to a computer, a wire cable or a  
second fiber optic line represented by the trunk line 104. Many fiber backbone  
8 architectures are built around ring or mesh networks. This allows an optical signal to be  
cross connected to travel along an alternate path in the event of severing a fiber or a  
10 planned service detour.

The present invention takes advantage of the presence of multiple light  
12 wavelengths (or light channels) traveling down the optical fiber at near-constant speeds.  
When new data is added to an optical fiber such as at a router (e.g. routers 112, 114, 116  
14 or 118) or data destination (DWDM terminals 84 and 94), a special code is also added to  
selected channels or all the channels without affecting data content. This special overlay  
16 code may provide optical packet steering information and other real time information for  
short path travel of the optical packet such as from one upstream node to the next  
18 downstream node.

FIG. 5 is a waveform diagram of the coding technique used for optical processing  
20 which will be explained below. Each of the waveforms in FIG. 5 represent different data  
channels 130 which are encoded at different light wavelengths carried by the fiber optic

cable 82 in FIG. 4. By way of example, the data channels 130 are designated channels 1-11 in FIG. 5 and represent data packets which are modulated at different light wavelengths. In practice, there may be many more data packets depending on the number of distinct wavelengths which may be multiplexed using the DWDM method. In this example, data channel 11 is the channel of interest and has coding such as traffic data carried by itself and the other data channels 1-10. Thus, the address code is 11 bits in this example. An additional marker channel 132 indicates the presence of a code overlaid across the data channels 130. The 11 bits of code in this example contains directive information only for channel 11 but multiple channels can also be simultaneously directed with one code word if the respective start points of such channels are properly matched in time.

The overlay code may be coded by either gain or attenuation encoding on the data channels 130. In positive gain encoding shown in FIG. 5, the ONE bits of optical data are encoded by a slight gain increase in that particular optical channel. In negative attenuation encoding, ONE bits are encoded by slight attenuations of that particular optical channel. ZERO bits are encoded by not modifying the gain of a specific optical channel in either method. The choice of positive or negative encoding means is determined by the hardware set available at a node. The marker channel 132 is a special optical channel reserved for carrying a synchronous pulse that corresponds to the leading edge of the specific optical data packet being encoded.

The number of DWDM channels provide the bit length of each code. Greater bit  
2 width "words" may be carried with more DWDM channels. For example, a 40 channel  
DWDM system, may be divided as five 8-bit words with 256 combinations per word.  
4 This single 40 bit long-word is synchronized by the marker channel and may include  
steering directives which support one or multiple channels. Each DWDM channel is  
6 encoded with a ONE or ZERO bit using gain or attenuation encoding as explained above  
but all of the encoding is synchronized by the marker channel. The gain and attenuation  
8 encoding techniques take advantage of unused bandwidth and unused correlation  
between DWDM optical channels. The presence of a marker channel permits  
10 synchronous detection and overlay encoding of all DWDM channels.

This synchronization also permits multiple words to be detected in a serial  
12 manner. Thus, when there is a high number of DWDM channels, a single parallel word  
will be sufficient to convey all steering directives for one or more DWDM channels. As  
14 optical channel counts decrease, a serial approach is used to convey multiple bits in the  
leader or header string to preserve steering and address information. A combination of  
16 serial and parallel encoding may be used, depending on the detail of address encoding  
required. Multiple word capability such as the word divided into five 8-bit parts  
18 explained above may be used to convey unrelated data such as control or action  
commands in parallel. The first and second data words, for example, may carry the  
20 encoding method used (gain or attenuation), channel number(s) to be steered and the  
action desired at the next add-drop node. The third through fifth words may carry system

1 performance information, protection recovery information and source address data. With  
2 this capability, optical packets can carry steering and address information similar to IP  
3 packets on the Internet (transparent transmission of steering and control directives  
4 between nodes of fiber spans) while preserving the reliability of the SONET  
(synchronous optical network) system.

6 As shown in FIG. 5, the optical coding on parallel channels is accomplished using  
a gain shift technique. Depending on the location in the fiber optic network, not all  
8 DWDM channels may be required to perform the necessary address encoding. Once a  
channel is included in the coding, the overlay data is sufficiently long in duration to  
10 ensure proper bit encoding onto channels even when there is quiet traffic. By telecom  
standards, a quiet channel still has a minimum level of light activity necessary to  
12 maintain the proper bias and operation of telecom receivers. To ensure that all ZERO  
bits are never transmitted, data codes are designed to follow the 4B/5B or 8B/10B  
14 encoding standard. The 4B/5B approach encodes 4 bits of data or 16 combinations using  
5 bits of light to ensure that all-zero codes can never occur. The 8B/10B approach  
16 encodes 8 bits or 256 combinations using 10 bits to ensure that all-zero patterns can  
never occur. This standard requires one or two extra bits for a 25% bandwidth penalty.

18 In the example shown in FIG. 5, the data is gain encoded (vs. attenuation  
encoding). When a new light data packet is transmitted into the optical fiber 82 from an  
20 optical source such as the optical terminal 84 or the routers 112-118 in FIG. 4, a small  
positive gain shift is simultaneously induced into selected parallel optical channels 1-10

(transmitting normal data). When this gain shift (preferably less than 1 optical dB) 2 occurs on a channel such as on channels 1, 3, 5, 6, 8 and 10, that channel will eventually 4 be decoded as a surrogate carrier for a logic ONE bit. If no gain shift occurs as shown on channel 2, that channel will be interpreted as a logic ZERO bit. The gain shift does not 6 occur on channels 2, 4, 7 and 9 which are thus coded as a logical bit ZERO.

6 Each data channel is otherwise a conventional optical data packet. For example, a 8 data packet 134 in channel 11 is the data packet of interest. The data packet 134 has a 10 header portion 136 which contains permanent codes such as framing, packet type (i.e. 12 ATM, IP), source and destination, error correction, synchronization, status, addressing, identification and control codes related to the data packet in a serial format. Unlike the 14 overlay codes, the header codes are part of the data and do not change when the packet is sent over the network. The header portion 136 precedes a data portion 138 which carries the actual data in the packet.

14 Just before reaching the next destination node, the optical packet in FIG. 5 enters 16 an optical buffer loop which reads the parallel overlay code and decides if the packet should proceed directly into the add-drop node such as router 112 or a cross connect node 18 such as router 114 in FIG. 4 or is buffered in an optical buffer loop. The buffer loop will be explained in detail below. This decision is based upon the traffic pattern into the cross connect or add-drop nodes that may require data flow management to arbitrate and 20 prioritize multiple optical packets in different DWDM channels.

For traffic management and traffic grooming purposes, optical packets with  
2 similar final destination addresses may be converted into the same wavelength for  
increased routing efficiency before entering the cross connect or add-drop node. The  
4 decision to pass or groom an optical packet data is therefore encoded into the overlay  
data format. Once optical packets are routed into the optical buffer loop, direct  
6 transparent reading of optical packet header data determines the grooming functions  
within the buffer loop. This insulates the grooming functions inside the optical buffer  
8 loop from the data protocol used within different optical packets. The combination of  
using overlay and direct packet header data allows packet steering functions to respond to  
10 changing network conditions that are not predictable when the packet was first launched  
into the network. The overlay coding may be identification data which may be edited  
12 and then attached to an optical packet anywhere in the optical network flow to carry  
transient steering information. Light packets may thus be sorted, routed, and redirected  
14 dynamically in their journey from source to destination. The ability to integrate fixed  
and editable addressing into an optical packet will therefore allow it to be steered with  
16 adaptive responses as it negotiates its journey from source to destination with a minimum  
of OEO conversions. At receiving stations such as routers 112, 114, 118 or 120 or  
18 DWDM terminal 94 in FIG. 4, the overlay codes are refreshed with new data to guide the  
optical packets to their next control node. If the current station is the final destination,  
20 the packet address or control code may not need to be refreshed.

Further values of the address or control code are determined by how this packet  
2 will be distributed in the access layer. As optical packets near their final destinations and  
are demultiplexed into single color wavelengths, steering directives may still benefit  
4 from reading a combination of the overlay codes together with the transparent packet  
header codes. Optical packets at a single wavelength use a serial form of overlay  
6 encoding. In the serial mode, overlay bits encoded onto the active optical packet are  
decoded one bit at a time and concatenated into control words. Simple steering directives  
8 such as add-drop, left-right, or pass-delay encoded in one bit code are easily processed.  
Overlay codes may be used in this manner near a data destination to provide better  
10 efficiency of data distribution and provisioning speed. The combination of serial overlay  
codes with packet header data will allow buffer loops to quickly achieve both of these  
12 objectives. Serial provisioning and data content manipulation are also important issues  
for the "last mile" solution of bringing fiber links into homes because customer specific  
14 services may all be supported inside the optical domain with minimal electronics. The  
serial overlay encoding technique allows low cost optical switches steered by overlay  
16 codes to provide rapid service provisioning into homes and businesses. Thus, fiber optics  
may be used for each user tap which is a separate add-drop node for symmetric service in  
18 both upstream and downstream directions.

An optical address detector array 150 is shown in FIG. 6 which is constructed  
20 from basic sensor building blocks such as the optical detector 10 shown in FIG 1. As  
explained above, the detectors in the optical address detector array may have load

resistors similar to the load resistor 17 in FIG. 1. These components are not shown in  
2 FIG. 6 for simplicity of illustration. The optical address detector array 150 has a number  
of optical detector units 152, 154, 156, 158, 160, 162, 164, 166, 168, 170 and 172. Each  
4 optical detector unit 152-172 detects either a ONE or a ZERO bit. In the detector array  
150, the detector unit 152 (and detector units 156, 160, 162, 166 and 170) detects a ONE  
6 bit and has a photo detector 174 which is preferably a NiP photodiode coupled to a  
reference detector 176 which is preferably a PiN photodiode. The photo detector 174 has  
8 an optical wavelength filter 178 which is attuned to a specific wavelength of light. The  
reference detector 176 has an optical wavelength filter 180 which is attuned to a second  
10 specific wavelength of light. The use of an optical filter provides wavelength selectivity  
but other light demultiplexing means such as gratings or spectrometers can be used to  
12 separate the incoming DWDM optical signals and direct the signals to the appropriate  
detector units.

14 In applications where reverse bias is required for increased detector response  
speed, each of the photodetectors 174 and 176 are a hybrid unit having two  
16 photosensitive reverse bias elements similar to the DC voltage sources 13 and 15 in FIG.  
1. The first element is responsive to input light data and the second element is responsive  
18 to a bias light wavelength designed to create a reverse DC bias to the first element. The  
bias photosensitive element may be a cascaded array of photodiode subunits which yields  
20 several volts of reverse bias voltage as is well known in the art. Appropriate materials

for this photovoltaic bias array includes silicon or amorphous silicon or wide bandgap  
2 materials such as silicon carbide.

The reference detector 176 may also be biased to a certain light intensity by a  
4 light emitter element 182 which is a light emitting diode in the preferred embodiment.  
Alternatively, other light emitters may be used such as a vertical cavity surface emitting  
6 laser (VCSEL) element. The wavelength of light used to create the bias level may be of  
any value within the detectability range of the reference detector 176.

8 The detector units which detect a ZERO bit such as the detector unit 154 (and  
detector units 158, 164, 168 and 172) has a photo detector 184 which is preferably a PiN  
10 photodiode coupled to a reference detector 186 which is preferably a NiP photodiode.  
The photo detector 184 has a wavelength filter 188 which is attuned to another specific  
12 wavelength of light corresponding to a data channel. The reference detector 186 has a  
reference wavelength filter 190 which is attuned to the same wavelength as the  
14 wavelength filter 180. A bias illumination element 192 for zero detection is directed at  
the PiN detector 184.

16 In logic ONE bit detection, the input channel light is focused onto the NiP  
detector element such as photo detector 174. In logic ZERO bit detection, the input  
18 channel light is focused on the PiN photo detector element such as the photo detector  
184. Bias illumination is directed onto the appropriate element such as the reference  
20 detector 186 of detector 154 or the reference detector 176 of detector 152. The use of  
bias illumination may be used to ensure that non matching comparison states will always

2 produce a positive phase error voltage. Only when a correct balance occurs between the  
reference and photo detectors, 174 and 176 and 184 and 186 respectively, will a null or  
zero volt condition be produced from the detector units 152 and 154.

4 Each detector unit 152-172 is tuned to the wavelength of a particular data channel  
corresponding, for example, to the data channels 1-11 in FIG. 5. The detector units 152-  
6 172 are wired together at their respective output terminals such as an output terminal 194  
of the detector unit 152 to the output terminal of the next detector unit such as terminal  
8 196 of the detector unit 154. The complementary end output of the array 150 has an  
output terminal 198 which provides an output signal. As will be explained below, each  
10 of the photodetectors of the detector units 152-172 is tuned to a particular bit value  
represented by the light wavelength in a corresponding channel. All of the reference  
12 detectors of the detector units 152-172 are tuned to the wavelength of the marker channel  
132 in FIG. 5. If all of the channels have the proper code, a zero error signal will be  
14 output on the output terminal 198 allowing a processor to determine that the overlaid  
code of the particular channel matches the destination in the optical detector array 150.

16 FIG. 7 is a block diagram of an optical buffer loop 200 that has the function of  
buffering optical data packets for any incoming DWDM channel on a fiber optic cable  
18 202. An optical data packet may be held by the optical buffer loop 200 for variable  
lengths of time to permit proper interfacing to cross connect switches or add-drop  
20 functions. The data packet is coupled to a parallel optical code detector 204. The output  
from the code detector 204 is controlled by a CPU 206 which may be a specialized digital

2 signal processor or any other appropriate processor. The individual signals are then  
4 decoded by an optical serial header decoder unit 208 which processes the signal and  
6 outputs it to an optical output 210.

8 The incoming signal is a DWM type signal with a code overlaid on some or all of  
10 the wavelength channels similar to the signal shown in FIG. 5. Specifically, the parallel  
12 overlay format code has a leading edge on each packet or wavelengths which contain a  
14 parallel word holding four pieces of information: 1) the wavelength channel number; 2)  
the packet length; 3) the amount of open bandwidth after this packet; and 4) the  
destination address of the packet. A small portion of the DWDM light signal is tapped  
from the input fiber 202 by a tap line 212 and routed to the parallel optical code detector  
204. The marker channel 132 in FIG. 5 runs along normal DWDM channels and has a  
specific wavelength. When the marker channel light pulses are converged with the  
DWDM channels, encoded states of ONE and ZERO bits will immediately be processed  
by the sensors of the parallel optical code detector 204.

16 The signal is then sent into a demultiplexer 214 and is amplified if necessary and  
18 processed by an optical code detector array 216 and the supporting CPU 206. The array  
216 is similar to the array 150 of FIG. 7. The output of the array 216 permits near  
instantaneous decisions by the CPU 206 that are synchronized to the leading edge of the  
20 optical packet related to the overlaid codes. The main signal is routed to a minimum  
input delay loop 218 which allows time for processing by the CPU 206.

The CPU 206 makes a decision (usually within the transmission time of the  
2 packet header) to pass the packet through to the next node such as a cross-connect node  
or hold the packet in the optical buffer loop 200. If two data packets are in contention for  
4 the same cross node destination, one packet is sent into the buffer loop 200 while the  
other is immediately passed through the output channel 210.

6 The data signal is passed from the delay loop 218 to a DWDM demultiplexer 220.  
The demultiplexer 220 separates the signal into different wavelengths which are routed to  
8 a splitter array 222. One output of the splitter array 222 is directed to a DWDM  
multiplexer 224. The routing of the signal after separation by the demultiplexer 220 to  
10 either the buffer loop or to immediately continue is regulated by the splitter array 222.  
The splitter array 222 in the preferred embodiment is composed of Indium Phosphide  
12 semiconductor optical amplifier (SOA) switches controlled by the CPU 206. The splitter  
array 222 allows switching on an individual wavelength basis. The other output of the  
14 splitter array 222 is directed toward a DWDM multiplexer 226 whose output signal is  
coupled to the stored signal and sent to a DWDM demultiplexer 228 in the header packet  
16 decoder unit 208. Each wavelength separated signal then passes through an optical serial  
decoder unit 230 corresponding to each different wavelength signal.

18 Each optical serial decoder unit 230 reads the packet header and instantaneously  
decodes individual optical packet header codes such as the header code 136 in FIG. 5  
20 described in detail below. The ability to decode identification data from the header  
portion allows multiple packets of the same wavelength to be transmitted around the

same buffer loop following a TDM protocol. The specific buffer loop length may be split  
2 into multiple segments of equal length where each segment can hold one optical packet  
for TDM purposes. For example, an 8 km buffer loop may be time divided to hold up to  
4 100 packets. With knowledge of the packet window size and by triggering the optical  
decode unit 230, multiple packets can share the same buffer loop following a TDM  
6 protocol.

After the signals exit the decode unit 230, they are routed to a delay loop 232.

8 The delay loop provides the necessary buffering time to interface with an optical switch.  
Once the decode unit 230 has detected the leading edge of a packet to be switched, the  
10 action may be executed via fast switch fabrics in nanoseconds or slower MEMs based  
devices in microseconds on a switch downstream. The length of delay loop 232 is  
12 adjusted to properly interface with a specific technology.

The output of each serial optical code detector 230 is merged back into the main  
14 buffer loop fiber through a SOA two-port bypass switch 234. If the active packet exiting  
the optical serial detector 230 is ready to reenter the output optical fiber 210, the  
16 appropriate SOA switch 234 is activated by the CPU 206 to route the optical packet out  
of the buffer loop 200. Optical packets held in an optical buffer fiber loop 236 are  
18 amplified once per pass through the buffer fiber loop 236 by an optical amplifier 240.

In the preferred embodiment, the optical amplifier 240 is an erbium doped optical  
20 amplifier (EDFA) which functions to increase the light levels at all wavelengths. This  
amplifier technology utilizes a short segment of fiber (several meters) that is heavily

doped with erbium along with levels of Aluminum and Germanium. The erbium atoms  
2 are then excited or pumped by a UV laser 242 that may use one of many frequencies  
(514nm, 523nm, 667nm, 800nm, 900nm or 1480nm) to raise them to a high energy level.  
4 From this high level, the erbium atoms settle to lower metastable energy states where  
they will reside for several milliseconds before decaying back to the ground state (and  
6 releasing light in the 1550nm range). During these metastable states, however, incoming  
wavelengths from 1520nm to 1620nm can trigger the energy release immediately. Due  
8 to the selectively of the metastable states, a 1540 nm wavelength, for example, will only  
trigger erbium atoms in states that will release amplified energy at the 1540 nm  
10 wavelength. The EDFA amplifier amplifies multiple wavelengths simultaneously while  
maintaining a flat gain response. As is known in the art other devices may be used for  
12 the various equalization and amplification functions.

The capacity of the optical buffer 200 is determined by the length of the buffer  
14 fiber loop 236. The length of the buffer fiber loop 236 is adjusted to match buffer  
requirements but may be longer. The number of wavelengths serviced by the buffer loop  
16 236 is also scalable by changing the number of optical serial code detectors such as code  
detector 230. If the length of the buffer loop 236 is too short for downstream  
18 components to activate, a bypass loop 244 is provided around the optical amplifier 240 to  
control the number of passes through the loop 236 by a signal before amplification.

20 This bypass function is important to prevent unnecessary EDFA amplification  
which will add amplification noise too quickly to optical packet signals. Ideally, optical

packets should travel the equivalent of 80 to 100 km before EDFA amplification. At OC-  
2 192 rates, 80km of fiber may buffer around 30 Kbits of data per wavelength or around 15  
optical packets at an average length of 2 Kbits each. The buffer transition time per loop  
4 passage is 400 microseconds. In a shorter loop, the buffer time delay can drop but the  
loop buffer capacity decreases proportionally. Optical packets released from the fiber  
6 buffer loop 236 are recombined by an output multiplexer 248. The output of the  
multiplexer 248 and the multiplexer 224 is merged back into the output fiber 210 through  
8 a multiplexer 250.

The buffer loop 200 allows the fiber loop 236 to buffer many DWDM channels  
10 and wavelengths on a per packet basis. Since the CPU 206 has continuous updates on  
expected upstream traffic gaps from the detected codes, it may launch buffered packets  
12 of varying lengths back into the main fiber 210 with high efficiency. By buffering  
optical data with knowledge of the optical packet position within the loop, appropriate  
14 delays may be manufactured accurately to allow cross connect or add-drop equipment  
adequate time to set up or switch accordingly before the optic data stream reaches that  
16 node. The optical buffer 200 may be used with microsecond response cross-connect  
products such as the Lambda router manufactured by Lucent or the bubble array  
18 manufactured by Agilent.

FIG. 8 is an enhanced optical buffer loop 260 with wavelength conversion and  
20 packet grooming functions similar to the optical buffer loop 200 in FIG. 7 (like elements  
are labeled similarly as in FIGs. 7 and 8). The optical buffer loop 260 possesses the

ability to regenerate overlay codes onto optical data leaving the buffer by use of  
2 wavelength amplifiers. The DWDM fiber enters from the input port 202. Similar to the  
optical buffer 200 in FIG. 7, the decision to pass the signal or buffer the signal is  
4 controlled by the supporting CPU 206 triggered by the parallel overlay codes detected by  
the parallel optical code detector 204. The input DWDM fiber is first demultiplexed by  
6 the demultiplexer 220 and sent into the switch array 222 to route the packet directly  
through or bypass it into the buffer loop fiber 236. If a packet is bypassed, this packet  
8 will go into a SOA element in the switch array 222 first before it is multiplexed back into  
one fiber by the multiplexer 226. This function allows the codes to be overlaid onto the  
10 optical signal to carry forth overlay directive to downstream nodes.

The support CPU 206 can edit the overlay codes to match the next downstream  
12 function such as a cross connect or add-drop nodes. When wavelengths are finally  
combined into the output fiber 210, overlaid code formats in parallel mode or a serial  
14 header code, are still preserved. This is a simple function since the support CPU 206  
controls all packets flowing within the buffer loop fiber 236. All wavelengths in the  
16 buffer loop 236 are coupled through amplifiers to recode packet bits with overlay data  
before the packet exits on the output fiber 210. Parallel synchronization is performed by  
18 the CPU 206. In applications where a basic buffer loop without wavelength conversion  
or SOA elements are used, the generation of overlay codes is performed only at  
20 regeneration points and other node intersections that have the ability to transmit this code  
format. Gain overlay encoding is used wherever a laser is the active source.

In sections of the optical network where optical packet traffic is controlled with  
2 passive components such as filter based add-drop nodes, lasers are not available for  
transmission of gain overlay codes. Real time communication between such nodes can  
4 still be achieved using the technique of attenuation overlay encoding. Attenuator  
encoding may be performed using a Bell Labs MARS (Mechanical Anti-Reflection  
6 Switch) device. The MARS device is an optical structure that combines a movable  
reflective surface with an interferometer cavity. The MARS device has a reflecting  
8 micro-mirror which may be varied in reflectance from near 0% to near 100%. When this  
device is linked to the outputs of a DWDM demultiplexer, overlay codes in an  
10 attenuation format may be embedded across any wavelength signal.

ONE bits are encoded with intensity attenuation and ZERO bits are defaults  
12 which are not encoded. One laser channel is required inside the attenuation encoder for  
generating a decoder pulse on the marker channel.

14 For both gain and attenuation encoding techniques, the overlay data rate  
supported is linked to the speed of the signal modulator. The response speed of a  
16 distributed feedback laser in gain encoding will be much faster than the response speed  
of the MARS device in attenuation encoding. Fast overlay gain encoding may carry all  
18 forms of data to support direct packet switching while slower attenuation encoding is  
adequate to communicate restoration control and performance monitoring.

20 Within the buffer loop 260 in FIG. 8, the demultiplexed wavelength signals have  
several reserved channels labeled A, B and C designed to induce known delays to

wavelength signals sent into these channels. Channels 1, 2, 3 and 4 are normal DWDM  
2 channels in FIG. 8. If channels 1, 2 and 3 contained parallel packets to be groomed into a  
single wavelength the sequence is as follows.

4 The CPU 206 directs a series of wavelength converters 262 located after the delay  
loop 232 in channels 1, 2 and 3 to change the wavelengths 1, 2 and 3 into wavelengths A,  
6 B and C respectively. The input light into the wavelength converters 262 serves as a gate  
signal to a SOA element 264. The SOA element 264 is positioned on one side of a  
8 Mach-Zehnder interferometer 266 well known in the art. An integrated laser source 268  
is coupled to the second leg of the interferometer 266. When the light signal is gating  
10 this SOA element 264, it causes a refractive change in the SOA crystal that alters the  
phase of the integrated laser source 268 coupled to one leg of the Mach-Zehnder  
12 interferometer 266. When this occurs, the laser light will exit the wavelength converter  
262 which is termed as the ON or light state. When the phase is returned to normal with  
14 the absence of the input light, no light will exit the wavelength converter 262. This is  
termed as the OFF or dark state. The converter 262 has the ability to clone the input light  
16 and perform restoration functions based on the input filtering and SOA operating  
conditions as known in the art. In addition to cloning the input light signal, the  
18 wavelength converter 262 can change the input signal to a different wavelength typically  
within 4 nsec., a limitation set by the distributed feedback laser (not shown) used.

20 A series of wavelength drop filters 270 located immediately after each converter  
262 are tuned to drop only wavelengths A, B and C, while passing all other wavelengths.

Since channel wavelengths 1, 2 and 3 are now wavelengths A, B and C, they are dropped  
2 and looped back into the demultiplexer 228. When these packets exit the demultiplexer  
228, they exit as wavelengths A, B and C. Each of these wavelengths is then routed  
4 through different length delay loops such as delay loop 272 for wavelength A, delay loop  
274 for wavelength B and delay loop 276 for wavelength C. At the end of each delay  
6 loop 272, 274 and 276, the three wavelengths are converted to the final desired  
wavelength. In this example, the wavelengths A, B and C are converted to wavelength 1  
8 by wavelength converters 278 after exiting the delay loops 272, 274 and 276  
respectively. With the induced delays from the delay loops 272, 274 and 276, the three  
10 channels are forced into proper TDM time synchronization so they do not overlap. For  
example, the induced delay in the delay loop 274 for wavelength B is twice that of the  
12 delay loop 276 for wavelength C while the induced delay in the delay loop 272 for  
wavelength A is twice that of the delay loop 274. In the event that one packet is longer in  
14 length and requires additional delay, it can be relooped again into the demultiplexer 228  
to add more delays.

16 The CPU 206 may therefore groom packets from any channel into any other  
channel and form many combinations of packet streams. The signals are amplified by  
18 SOAs 264 once per pass through the buffer loop 236. The saturated SOAs 264 in this  
configuration provide two regeneration functions, reamplification and reshaping, in this  
20 example. Of course, the retiming function may also be performed by the saturated SOAs  
264 with additional hardware. The buffer loop 260 with grooming capabilities is made

possible only by the optical serial code detectors 208 to instantaneously read packet IDs  
2 synchronized to the packet header while staying under the header time frame. The  
enhanced optical buffer 260 allows packet grooming to be performed at packet levels  
4 ahead of add-drop or cross-connect nodes. Improved bandwidth utilization, lower system  
costs and higher traffic routing efficiency are the result. The buffer 200 in FIG. 7 and  
6 buffer 260 in FIG. 8 may be matched to microsecond response cross-connect products  
such as the Lucent Lamda router or the Agilent bubble array. In this example only three  
8 wavelengths are used but it is to be understood that more wavelengths may be reserved  
for this function.

10 FIGs. 9A-9G are a series of packet grooming event charts demonstrating the  
ability of packet grooming. FIGs. 9A-9G show how four input optical packets with  
12 different wavelengths (channels 1-4) are converted into one single wavelength signal  
(channel 5). The four input wavelengths must be retimed to follow each other serially  
14 without overlap and then converted to the same wavelength. Once converted, the four  
packet data stream may be injected back into the main optical data stream as a groomed  
16 signal. Incoming packets may be groomed to share the same wavelengths if their  
destinations are similar. In addition, the number of active wavelength channels may be  
18 optimized to meet traffic demands. This eliminates the problem of using all optical  
channels when only one or two channels will hold all active data traffic.

20 FIGs. 9A & 9B show how the four chosen optical packets are stripped from the  
main fiber line and routed into the buffer loop 200 in FIG. 8. In FIG. 9C, the four

packets from channels 1, 2, 3 and 4 are converted to four new, reserved wavelengths.

2 The new wavelengths are special wavelengths that will later be trapped by the fiber loop  
236 and forced to recycle as shown in FIG. 9D. All four packets are routed through  
4 different delay loops such as delay loops 272-276 in FIG. 8 that are progressively longer  
for each wavelength (color). In FIG. 9D, the packet in channel 2 is the lead packet and is  
6 not delayed. To maintain the correct timing relationship, channel 2 is cycled along with  
channels 1, 3 and 4 to build up the desired delays. Channels 1, 3 and 4 will pass through  
8 their respective optical serial code detectors 230 in FIG. 7 while each pass is counted by  
the supporting CPU 206. At the first pass through the serial optical code detector 230,  
10 the CPU 206 requests further delay. Each of the light channels 1, 3 and 4 generates  
independent action triggers to CPU 206 as the leading edge of each packet is detected by  
12 their respective optical detector 230. The time relationship of the triggering pattern  
allows the CPU 206 to automatically determine how many delay passes are necessary to  
14 produce the delay sequences desired. Since each packet header contains information on  
its own length, CPU 206 can compare this data to the detected triggering event and  
16 calculate how much more delay is required. When the desired delay sequence is  
obtained, all channels may be converted to a single wavelength without danger of overlap  
18 or collision.

The light packets in the four channels are rerouted back to the demultiplexer 228  
20 by the wavelength drop functions located in each branch. The decision to pass or reroute  
an optical packet is a decision made by the CPU 206. By relooping the optical packets

multiple times, a high degree of control is possible for spreading out the time relationship  
2 of each packet in respect to each other. After six passes, the desired timing relation is  
achieved as shown in FIG. 9E. The four channels in the sixth pass then undergo  
4 wavelength conversion to the same wavelength used in channel 2 as shown in FIG. 9E.  
Instead of being looped back to the demultiplexer 228 in FIG. 8, the four channels are  
6 passed through, rejoined by the DWDM multiplexer 248 and sent back to the main fiber  
trunk as shown in FIG. 9F. The other packets shown in FIG. 9F demonstrate the real  
8 time position of other packets that were traveling with the four selected packets in FIG.  
9A. The ability to buffer and manipulate delays on the packet level allows unlimited  
10 grooming capabilities to permit packet routing in real time while still permitting slower  
optical blocks such as cross connect nodes and tunable add-drop nodes to be used.

12 Two types of optical serial code detector units are used in packet header  
decoding. These types differ only in the ability to match a data set against a fixed  
14 reference pattern or against a programmable reference pattern which may be modified  
from cycle to cycle. For the optical buffer loop 200 in FIG. 7, the optical serial code  
16 detector 230 used is based on fixed reference pattern matching which is less complicated  
than full packet header decoding. The buffer loop 200 merely decodes the packet ID and  
18 the next action required in routing the optical packet. For full header packet decoding, an  
optical serial code detector with programmable reference patterns is used.

20 FIG. 10 shows a block diagram of an optical serial code detector 300 which may  
be used for the optical serial decoder 230 in FIG. 7 and FIG. 8. The optical serial code

2 detector 300 is designed to use VCSEL laser arrays that are preset to perform parallel  
pattern matching on incoming packet header codes.

4 An incoming optical packet 302 is modulated at a specific wavelength and has a  
header portion 304 with codes such as address and control codes. The data in the data  
6 packet 302 is carried in a relatively longer data portion 306. The optical packet 302 is  
first converted from a serial to parallel format using a series of closely spaced format  
8 conversion fiber loops 308. At 10 gigabits/second, each optical loop 308 is around 2cm  
circumference loops. This is short enough that the loops may be integrated onto an  
10 optical circuit substrate such as Lithium Niobate (LiNbO<sub>3</sub>) along with the detector  
electronics.

12 The conversion loops 308 permit a long serial string of bits from a packet to be  
physically transposed into a closely spaced orientation to allow parallel processing of all  
14 bits in a small area. For example, a bit string of 1000 bits is 2000cm long serially but  
inside a 1000 turn converter loop, the bits lined up side by side would occupy 20,000  
16 microns (using 10 micron waveguides at 20um pitch) or 0.02cm.

18 A series of optical taps 310 at the mid point of each converter loop 308 sample a  
small percentage of light in each loop bit and sends this light through an SOA amplifier  
array 312. The SOA array 312 is set for saturation gain operation which causes the  
20 output of the SOAs in the array 312 to be either full ON or full OFF. This allows input  
light intensities representing logic ONEs to be converted to a uniform light intensity at

the outputs of the SOA array 312. A series of optical detector arrays 314 is composed of  
2 different detector arrays 316, 318, 320, 322, 324 and 326. Each detector array 316-326 is  
4 composed of optical detectors such as the optical detector 10 in FIG. 1 corresponding to a  
6 segment of bits corresponding to the converter loops 308. The output of each SOA in the  
8 SOA array 312 illuminates one of the photo detectors of each of the optical detectors in  
the optical detector arrays 314. The optical detector arrays 314 are hard programmed to  
respond to specific patterns of bits. The detector units in the arrays 314 are either set for  
10 a logic ONE light intensity in which case, a NiP photo detector senses the input light, or  
for detectors set for logic ZERO detection where a PiN photo detector senses the input  
light. The SOA outputs of the SOAs of the array 312 are coupled to the optical detectors  
12 of the detector arrays 314 via standard planar waveguides 328. Optical power available  
at the SOA output is matched to drive the plurality of photo detector elements required in  
the array. At each optical detector in the detector arrays 314, the input light may go  
14 through a trimming aperture 330 to condition the input light intensity to be within a target  
range for proper operation of the detectors of the arrays 314.

16 The reference side of each optical detector in the detector arrays 314 is  
illuminated by a light emitter. The light emitter is a pattern matching array 332 in the  
18 detector 300 which has VSCEL laser elements 334 that are programmed to be ON or  
OFF. In the ON mode, individual VSCELS may also be varied in intensity to permit  
20 calibration of the array during manufacturing. For logic ONE sensing, the laser elements  
334 are focused on a PiN reference detector to balance the NiP photo detector while for

logic ZERO sensing, the laser elements 334 are focused on a NiP reference detector to  
2 balance the PiN photo detector.

When the leading edge of the optical packet 302 reaches the end of the converter  
4 loops 308, a start code pattern is recognized by the first array detector 316 which is  
coupled to the last series of the converter loops 308. This start code is the same for any  
6 optical packet and permits the sensors looking for a code to be hard programmed. When  
the start code (a 1011 pattern in FIG. 10) is detected, all the bits following the start code  
8 will also be properly located within the converter loops 308.

In the buffer loop 200 in FIG. 7, the code detector 230 may sample 6 bits of the  
10 header packet to produce a packet ID for optical packets currently inside the buffer 200.  
The pattern matching array 314 in FIG. 10 consists of 64 strings of 6 element decoder  
12 arrays 316-328 which detect the packet ID code. All the outputs from this 64 string array  
will have nonzero values when a match is not sensed. Of course different numbers of  
14 arrays of different lengths may be used. Additionally, the output of the different arrays  
may be sampled to detect the presence of individual codes in the header portion 304 of  
16 the packet.

A supporting CPU 336 will quickly sense any output from the detector arrays  
18 316-328 that shows a zero minimum as a result from a match. When a match occurs, the  
optical packet is physically about to exit the buffer fiber loop 236 of the buffer loop 200  
20 in FIG. 7. If the current packet is dropped out at the next control node such as control  
node 342, the CPU 336 will immediately send a command to activate the switch array

234 in FIG. 7. Depending on the speed of this switching action, a small delay loop or a  
2 special trigger loop 338 may be inserted between the converter loops 308 and the next  
control node 342. For a slower node switch, a longer delay loop is used. For a very fast  
4 switch, a start code detector array 340 which is similar to detector array 316 generates a  
trigger signal when it detects the beginning of the optical packet 302. The location of the  
6 start code detector array 340 is selected to allow a fast switch at the control node 342 to  
transfer state for the incoming packet in a specific time interval. With fast switching, the  
8 switch may be serving many wavelengths continuously and the transfer time duration to  
satisfy a single packet must be kept as short as possible. The trigger output from the  
10 additional start code sensor permits this time optimization to occur.

FIG. 11 is a circuit diagram of a serial code optical detector 400 which is an  
12 alternative for the serial code detector unit 230 in FIG. 7. The detector 400 also detects  
the header codes in a data packet but instead of a fixed pattern VCSEL matching array, a  
14 dynamic programmable matching approach is used.

An incoming optical packet 402 is first converted from a serial to parallel format  
16 using a series of closely spaced converter loops 404. A series of optical taps 410 at the  
mid point of each converter loop 404 samples a small percentage of light in each loop bit  
18 and sends this light through an SOA amplifier array 412. The output of each SOA in the  
SOA array 412 is sent into an optical latch 414 that holds this light logic state inside its  
20 latch memory.

2 The latch 414 consists of two pairs of SOA switch elements 416 and 418. The  
first pair of switch elements 416 has a SOA element 420 and a SOA element 422. The  
4 first pair of switch elements 416 forms an ON/OFF switch with an input 424 and an  
output 426. The SOA elements 420 and 422 serve as a sampling gate permitting light  
sensed from input taps 410 to reach the optical latch 414.

6 The active portion of the optical latch is formed by the second pair of switch  
elements 418 which has a SOA element 428 and a SOA element 430. An electrical gate  
8 input 432 is coupled to the SOA element 422. The gate input 432 may be a signal from  
dedicated optical detector (not shown) sensing the start bit pattern in the leading edge of  
10 the packet 402. The dedicated optical detector ensures optimal latching of data in the  
loops 410 at data midpoints. When light is present at the input tap 410 during active  
12 sampling by a gate signal from the gate input 432, the light at the output 426 will directly  
track the light signal carried by input tap 410. The SOA element 430 has a control input  
14 434. The inputs of both the SOA elements 428 and 430 are optically coupled to the  
output of a laser 436.

16 Light at the output 426 will enter a merging junction 438 and enter the control  
input 434 of the SOA element 430. If the intensity of the light at the control input 434 is  
18 at a logic ONE level, the SOA element 430 will cause an additional 180 degree phase  
shift in the light passing through the SOA element 430. Without a gating light signal at  
20 the control input 434, light passing through the SOA element 430 is not phase shifted.

In the unlatched state and with no light signal to the control input 434 the laser  
2 436 will send continuous light into the SOA element 428 and the SOA element 430 via  
an input junction 440. As the laser light enters the input junction 440, it is split into two  
4 equal intensities by effervescent coupling whereby half the light enters the SOA 428 at 0  
degrees phase and half the light enters SOA element 430 is at 90 degrees phase. This  
6 extra 90 degrees phase shift is a consequence effervescent coupling.

The output of the SOA elements 428 and 430 is coupled via an output junction  
8 442 which has a first output node 444 and a second output node 446. When the light  
from SOA elements 428 and 430 meets at the output junction 442, another equal split of  
10 the light occurs between the first output 444 and the second output node 446 occurs in  
both directions. At the output node 444, half the light is at 0 degrees phase from the SOA  
12 element 428 and the other half from the SOA element 430 is shifted another 90 degrees.  
The light at output node 444 thus consists of two equal wavefronts 180 degrees apart (0  
14 degrees and 90 + 90 degrees) and will cancel. The result is darkness at the output node  
444.

16 The opposite is true at the second output node 446. Half of the light from the  
SOA element 430 at 90 degrees phase shifted while the other half if the light from the  
18 SOA element 428 is phase shifted 90 degrees. The light at the second output node 446 is  
from two equal wavefronts in-phase (90 degrees and 90 degrees) and is constructively  
20 added.

A feedback line 448 optically couples the first output node 444 to the merge junction 438. No light exits the first output node 444 under normal conditions and therefore the feedback line 448 has no effect on the control input 434 of the SOA element 430. If the optical latch 414 samples a logic ZERO at the optical tap 410, the first output node 444 will remain dark after the gating period from the SOA element 430.

If a logic ONE state is sensed during the gating period of the SOA element 430, the output 426 will be bright and routed into the SOA element 430. This positive feedback causes the SOA element 430 to latch on in a 180 degree phase shift mode. The coupled light from the SOA element 430 into the first output node 444 will thus be phase shifted an additional 180 degrees. The light at the first output node 444 is now two equal in-phase wavefronts (0 degrees and 360 degrees) and will be constructively added. Likewise, the second output node 446 will be dark because the coupled light from the SOA element 428 at 90 degrees phase will cancel the light from the SOA element 430 at 270 degrees (90 degrees + 180 degrees).

At the end of the gating period (negative logic), the signal from the gate input 432 will go high. This causes the SOA element 422 to phase shift the light input by 180 degrees. Light from SOA elements 422 and 424 are then 180 degrees out of phase canceling each other out at the output 426 producing darkness. When the signal from the gate input 432 is in the disabled state, the first output 444 will remain in the light state if a logic ONE bit was present during sampling. The first output 444 will be dark if a logic ZERO bit was present during the sample period.

The first output 444 is coupled into a switch fabric 450 and a switch fabric 452.

2 The switch fabric 450 includes SOA elements 454 and 456. The switch fabric 452  
includes SOA elements 458 and 460. The output from the first output 444 is split into the  
4 SOA elements 454 and 456. The output of the SOA elements 454 and 456 are connected  
via an output junction 462 which has a first output 464 and a second output 466. The  
6 output of the SOA elements 458 and 460 are connected via an output junction 468 which  
has an output 470.

8 The outputs of a pattern generator 472 are coupled via a bit compare line 474 to  
the SOA elements 456 and 460 of the switch fabrics 450 and 452 respectively. Each bit  
10 of the code to be compared has a corresponding detector unit such as a detector unit 476  
which has a PiN detector 478 and a NiP detector 480.

12 When the pattern generator 472 is set to detect a ZERO state on a particular  
detector unit such as the detector unit 476, a low ZERO signal is sent over the bit  
14 compare line 474. A low light signal on the bit compare line 474 will cause the light  
output at the first output 444 to be diverted through the SOA elements 454 and 456 to the  
16 second output 466 of the output junction 462 which is optically coupled to the PiN  
detector 478 of the detector unit 476. The first output 464 of the output junction 462 is  
18 optically coupled to the NiP detector 480 of the detector unit 476. Since light at the  
second output 466 is in phase and the light at the first output 464 is out of phase, the light  
20 level at the first output 444 is optically coupled to the PiN detector 478 while the light  
level at the first output 464 remains dark. In this comparison mode for sensing a ZERO

bit, the SOA elements 458 and 460 are not involved because the output junction 468 is in  
2 the “out-of-phase” mode or dark state and no meaningful light will exit.

If a proper ZERO bit was latched at the first output 444, a ZERO state will also  
4 exist at the second output 466 and the detector element 478 will not be illuminated. In  
this non-illuminated state, balance is satisfied because the detector 480 is also not  
6 illuminated by the output 464. If the latched bit was not the expected ZERO and was a  
ONE, the detector element 478 will be illuminated and will produce a positive error  
8 voltage signal for the detector unit 476 since the output 464 is still in the “out-of-phase”  
or destructive mode and will remain dark.

10 In the ONE state mode, the pattern generator 472 sets the bit line 474 at a high  
ONE level. The input of the SOA elements 458 and 460 are coupled to the laser input  
12 436. The output junction 468 of the SOA elements 458 and 460 route the input light  
from the laser input 436 through the output 470 which is optically coupled to the PiN  
14 detector 478. This light is routed to the PiN detector 478 only during the detection of a  
ONE state. The SOA element 458 is placed into the phase shift mode and output is “in-  
16 phase” while the output of the SOA element 460 is in the “out-of-phase” mode. If a logic  
ONE state is detected at the first output 444, the first output 464 of the output junction  
18 462 will have light that will be balanced by light at the output of the SOA element 458  
resulting in balance or zero volts output at detector unit 476. The light output at the first  
20 output 464 will balance the light output from the output 470 if a logic ONE is present at

the output 444. If a logic ZERO is present at the output 444, the first output 464 will be  
2 dark, thus causing an imbalance or positive voltage output at the detector unit 476.

4 The detector units such as detector unit 476 are part of an optical detector array  
482 which is coupled to a processor 484. Multiple optical detector arrays similar to the  
array 482 may be used to increase the effective processing power even further. When  
6 multiple arrays are used, the gigabit pattern generator 472 can output several code  
patterns simultaneously, one to each of the optical detector signal processors. The rate of  
8 pattern comparison may be as fast as the speed of the optical detector array. This rate  
can typically be several times faster than the raw data rates. Each optical signal detector  
10 array 482 will output a non zero value to the supporting CPU 484 when match conditions  
are not seen. The condition of a match will produce a zero minimum signal on that input  
12 line to the supporting CPU 484. Post detection actions by the CPU 484 are the same as  
that described for the detector 300 in FIG. 10.

14 The advantage of the programmable pattern generator 472 is the ability to  
optimize code concerns for various locations within the optical network. High  
16 occurrence code patterns may be the first patterns tested to minimize processing delay  
time. Since the CPU 484 is programmable, it may modify this reference list in real time  
18 following the dynamics of current traffic patterns. This configuration requires fewer  
optical detector arrays but detection latency is greater than the VCSEL based detector  
20 unit 300 in FIG. 10. The unique advantages for each approach are complementary  
because various traffic nodes within the optical network will find one or the other

detector engines a better match based on cost, flexibility and response speed

2 requirements.

4 FIG. 12 is a block diagram of the add-drop router 112 in FIG. 4 which is optically buffered. The router 112 has the function of adding and dropping data signals from the fiber optical cable 82. For maximum routing efficiency, the number of switching cycles 6 performed by the router 112 is minimized by pregrouping optical data packet signals by an optical buffer 500. The optical buffer 500 is similar to the buffer 200 in FIG. 7 8 explained above. After the optical data packet signals are groomed by the buffer 500, they are demultiplexed by an optical demultiplexer 502 into separate signals at different 10 wavelengths. The signals are sent to an add/drop block 504. The add/drop block 504 has a number of input channels 506 and a number of output channels 508 which carry optical 12 signals. The add/drop block has a CPU 510 which is coupled to a switching unit 512.

14 The optical router 112 is constructed based on purely optical routing of the optical signals to and from the fiber optical cable 82. Optical data packets which are dropped at the add/drop block 514 are controlled by the CPU 510 which may be a specialized digital 16 signal processor. The switching unit 512 allows routing of incoming signals from either the demultiplexer 502 or the input channels 506 by means of a switching array 514. The 18 switching array 514 has either switch fabric technology such as very fast LiNbO<sub>3</sub> switch elements or slower reflective mirror based optics. After the signals exit the add/drop 20 block 512, all the signal wavelengths are recombined again by a multiplexer 516 as a multichannel DWDM signal.

Regardless of the setup time required by the switching array 514, the optical  
2 buffer 500 will provide the required buffering during setup modifications. As described  
above, the optical buffer 500 will read both overlay codes and packet header codes in the  
4 incoming optical data packets during the buffering sequence. The communication  
between the optical buffer 500 and the CPU 510 governs the data stream grooming  
6 performed by the optical buffer 500. By analyzing the data in the overlay codes and the  
header codes relating to the optical data packets within the buffer loop of the optical  
8 buffer 500, the CPU 510 can efficiently configure the routing paths in the add/drop unit  
512.

10 According to the addressing data read by the CPU 500 through the code detectors  
of the optical buffer 510, certain data channels from the fiber optic cable 82 are diverted  
12 and converted to the output channels 508 which may be other fiber optic lines such as  
trunk line 102 in FIG. 4 or after suitable electrical conversion hardware (not shown), wire  
14 cable lines leading to data destinations such as phone receivers, routers, computers or  
other devices. Additionally, the CPU 510 may also cause the add/drop unit 512 to route  
16 data signals from the input channels 506 and add these optical data packets into open  
bandwidth that is then multiplexed into the outgoing DWDM fiber 82. The ability of the  
18 optical buffer 510 to recode optical packets with overlay control codes permits the  
passing of overlay actions between interchange nodes where buffering functions are  
20 present.

FIG. 13 shows a block diagram of the router 114 in FIG. 4 which has the function  
2 of cross connecting different WDWDM signals. The optical router 114 is constructed to  
provide purely optical routing of the optical signals from the fiber optical cable 82. The  
4 router 114 has an optical buffer loop 530 which receives the incoming DWDM signal  
from the fiber optical cable 82. The optical buffer loop 530 is similar to the optical  
6 buffer loop 200 described above with reference to FIG. 7. The output of the buffer loop  
530 is routed to a cross connection block 532. Other WDW fibers 534 are also routed  
8 into the cross connection block 532. The cross connection block 532 allows the signals  
carried on the fibers 534 and 82 to be cross connected and output to different output  
10 fibers 536 which may include the trunk line 104.

The cross connection block 532 has a CPU 538 which controls a switching unit  
12 540. The CPU 538 controls all switching, setup functions and communicates with the  
optical buffer 530 to manage all packet buffering, grooming, overlay coding and steering  
14 functions as explained above. The optical signals from the fiber lines 82 and 534 are  
coupled to a switching array 542. The switching array 542 has a switching element such  
16 as a micro mirror or switch fabric corresponding to each of the wavelength signals. The  
CPU 538 controls the optical switching array 542 to connect the incoming optical signals  
18 to different channels or wavelengths depending on the decisions between the optical  
buffer 530 and the CPU 538. The cross connected signals are therefore routed to  
20 continue on the fiber optic cable 82 or routed to another output fiber such as trunk line  
104.

With the optical buffer 200 of FIG. 7 or the buffer 260 of FIG. 8 explained above,

2 it is possible for the CPU 510 of the router 112 or the CPU 538 of the router 114 to ramp  
data throughput between nodes up and down based on traffic demand and pattern  
4 information obtained through the overlay codes. This form of data packet management  
results in the reliability to speed ratio always being at a maximum. Between two nodes  
6 along a long haul span, total bit error may be minimized as a function of real time if  
traffic volumes are strategically redistributed to all DWDM channels. The optical buffer  
8 260 of FIG. 8 allows optical packets of one wavelength to be dynamically converted into  
another wavelength (color or DWDM channel) to produce load balancing on all DWDM  
10 channels. With balanced DWDM channels, effects from four wave mixing and channel  
spacing crosstalk are reduced to yield better bit error rate performance. Thus, at full load  
12 conditions, the DWDM reliability is at design level. At lesser demand levels, the system  
reliability jumps proportionally to levels much higher than specification.

14 The overlay encoding shown in FIG. 5 will typically occur within the buffer loop  
260 in FIG. 7 by the SOAs 264 but it can also be generated by 3-R regeneration nodes  
16 such as the amplifiers 96 in FIG. 4 or by passive attenuation devices. The optical  
decoders 204 in FIGs. 6 and 7 may also drive other functions with equal simplicity. Any  
18 functional element possessing memory and the ability to run as fast or faster than the  
system clock rate is by definition an interfacing element.

20 The code detection may be accomplished by the optical detector arrays such as  
array 150 in FIG. 6 by an average value method shown in FIGs. 14 and 15. The average

value method for overlay bit decoding will be explained with reference to the optical  
2 detector array 150 shown in FIG. 6 in exposure to the signals in the DWDM signal 130 in  
FIG. 5.

4 A ZERO overlay bit detection is illustrated by the balance arrangement in FIG.  
14. For a ZERO bit such as in channels 2, 4, 7, 9 or 11 in FIG. 6, the light levels are not  
6 amplified. The photo detectors and reference detectors of all of the detector units 152-  
172 in FIG. 6 are exposed to the multiplexed light signals from a DWDM fiber optic  
8 cable. Each photo detector of a ZERO bit detector unit such as the photo detector 184 of  
the detector unit 154 is tuned to a certain wavelength by the wavelength filter 188. The  
10 corresponding reference detector 186 is tuned to the wavelength of the marker channel by  
the wavelength filter 190.

12 When a pulse is detected on a marker channel such as marker channel 132 in FIG.  
5, it activates the detector array 150 by causing the potential of the NiP reference detector  
14 186 of the detector unit 154 (channel 2) to balance the PiN photo detector 184 which is  
biased by the wavelength signal and the fixed light source 192. When the output of the  
16 detectors 184 and 186 match a zero minimum output is produced at the output terminal  
196. If a logical ONE (amplified light signal) was present at the photo detector 184, the  
18 output of the detector unit 154 produces a positive voltage error at the output terminal  
196.

20 FIG. 15 shows the average value method for detecting an overlaid ONE bit. The  
detector unit 152 in FIG. 5 is tuned to detect a ONE bit on a selected wavelength channel

by filtering input light at that wavelength by the filter 178. The detector unit 152 thus  
2 has an attenuator 542 with an aperture 544 on the reference detector 176 which is tuned  
by the wavelength filter 178 to the wavelength of the marker channel 132. In order to  
4 balance the light signals, the input bias LED 182 is exposed to the PiN reference detector  
176. When a signal representing a ONE bit (amplified light levels) is detected by the  
6 photo detector 174, it produces a negative value which is biased by the input bias LED  
182. The reference pulse on the marker channel 132 is detected by the reference detector  
8 176. The value of the reference pulse is decreased by an aperture 544 and biased  
downward by the reference LED 182. The positive value of the control pulse on the  
10 reference detector 182 is canceled by the negative values of the photo detector 174 which  
creates an average value of zero, indicating a ONE bit. This is shown in a waveform at  
12 the output 194 which averages a zero volt value. If the signal on the channel represents a  
14 ZERO bit, the negative signal will not be as strong on the photodetector 174, thus  
causing the reference signal to dominate producing an average positive voltage across the  
detector unit 152.

16 The overall voltage output of all the detector units 152-172 are added together  
since the detector units 152-172 are wired in series. If any of the detector units 152-172  
18 do not detect the proper bit of the address, it produces a positive voltage, and thus an  
overall positive voltage is produced on the output terminal 198 indicating that the address  
20 does not match the set address of the address detector array 150.

The second decoding method is shown in FIGs. 16 and 17 and is a fast offset  
2 method requiring support from an external processor such as the CPU 206 in the buffer  
4 200 in FIG. 7. However code detection is instantaneous and many logic elements may be  
6 supported per pattern match. The number of "logic elements" (one optical detector per  
8 channel) that may be tested in parallel is the same for either the average method or the  
10 fast offset method. Within a span of a few clock cycles, the fast offset method can output  
redundant matches that will increase the confidence of detection. Such a detection  
sequence can usually be achieved in approximately 8 clock cycles. Fast offset overlay  
detection is therefore an effective trigger tag for the leading edge of optical packets  
within a DWDM system.

In the average method, the DC value used for optical detector balancing is derived  
12 from signal filtering. A minimum of 160 data bits must pass before detection can be  
confirmed. The advantage of the average method is its simplicity and freedom from a  
14 supporting CPU. These two approaches are complimenting techniques within the  
DWDM optical network. The averaging method is best suited for point to point signaling  
16 functions (performance monitoring and restoration measures) while the fast offset  
method is ideal for packet steering (channel add-drop and cross connect steering) at the  
18 optical backbone.

These methods allow processing a code comparison within a short time window  
20 synchronized to the leading edge of an optical packet. The CPU supported fast offset  
method described in FIGs. 16 and 17 is more complex but it offers the flexibility to

switch between near instant response or slower response with highest reliability. Critical  
2 codes for switch fabric action may be immediately serviced while other system codes  
may use the full demodulation window to increase the confidence of code accuracy and  
4 detection reliability.

The detection of a ZERO overlay bit detection is shown in FIG. 16 with reference  
6 to a detector array 550 which is similar to the detector array 150 in FIG. 6 and the  
WDWM signal 130 shown in FIG. 5. The detector array 550 has a ZERO bit detector  
8 unit 552 which has a NiP photo detector 554 coupled to a PiN reference detector 556.  
All of the ZERO bit detector units such as the detector unit 552 in the detector array 550  
10 are wired in series with a single output. A wavelength filter 558 allows only light of a  
certain wavelength (channel 2 in FIG. 5) to be exposed to the photo detector 554. A  
12 wavelength filter 560 allows only light from the marker channel 132 to be exposed to the  
reference detector 556. The reference detector 556 has an attenuator 562 and a bias light  
14 source such as a LED 564.

When a pulse is detected on the marker channel 132 at the same time a ZERO  
16 state is present, a voltage potential is caused on the PiN reference detector 556 that  
counter balances against the NiP photo detector 554 sensing the input state of ZERO.  
18 This balanced state results in a voltage output which is a DC value above zero. With the  
fast detection method, it is necessary to define balance at a positive DC voltage to  
20 eliminate the possibility that a mismatch during zero detection will produce a negative  
error voltage. This DC offset definition is used only for the detecting of ZERO states in

fast detection since all data voltages will be above 0 volts. This prevents ambiguities that  
2 will occur if the output of the detectors can go negative during pattern decoding. If all  
bits of an overlay pattern were logic ONEs, the minimum voltage output from the pattern  
4 decoder will be at zero volts when match occurs. When ZERO bits are added into the  
match sequence, the pattern decoder will produce a positive minimum at match. The DC  
6 value of this minimum is determined by how many ZERO bits are in the desired pattern.  
The more ZERO bits there are, the higher will be the expected DC minimum. In a  
8 situation with a large voltage a negative offset DC value is used to shift this minimum  
downwards. With this DC offset, zero volts will occur only when the desired match  
10 occurs. Therefore, DC offsets are used only to compensate for ZERO states expected in  
an overlay pattern.

12 The detection of a ONE state results in a zero volt output. When no input is  
present in FIG. 16, a positive error is produced by the bias light on the PiN reference  
14 detector 556. When a ZERO signal is sensed, the output of the detector unit 552 is at a  
positive DC value. The DC value is a known value based on the number of ZERO  
16 detector units within one array. When the CPU receives the output of the ZERO detector  
units of the array, a fixed DC offset is subtracted to restore zero detection. If a ONE bit  
18 is sensed by any detector unit tuned to detect a ZERO bit, the output voltage of the array  
will have a DC value below the expected DC level for match. It is because of this  
20 reverse logic in the zero detection mode that a support CPU is required. The rapid  
response speed for detection, however, is preserved. Unlike the average DC method

shown in FIGs. 14 and 15, the fast offset method is not dependent on RC averaging to  
2 derive an average DC value. In critical timing applications such as switch fabric control,  
it is desirable to respond immediately as an optical packet passes a control point. The  
4 fast offset method allows the controlling CPU to select between immediate response or  
slower response with redundant validation. In comparison, the average DC method has  
6 much greater simplicity and is ideally matched to signaling control between optical  
nodes.

8 FIG. 17 shows the fast offset detection method for a ONE bit. The detector array  
550 has different ONE bit detectors such as a ONE bit detector unit 572 which has a NiP  
10 photo detector 574 coupled to a PiN reference detector 576. All of the ONE bit detectors  
are wired in series to create a single output. A wavelength filter 578 allows only light of  
12 a certain channel (channel 2 in FIG. 5) to be exposed to the photo detector 574. A  
wavelength filter 580 allows only light from the marker channel 132 to be exposed to the  
14 reference detector 576. The reference detector 576 has an attenuator 582 and a bias light  
source such as a LED 584.

16 A ONE bit is encoded by amplifying the wavelength signal. The wavelength  
signal is exposed to the NiP photo detector 574 of the detector unit 564 to produce a  
18 positive output. The control pulse on the marker channel 132 is attenuated and exposed  
to the reference detector 576 with the input bias light 584. If no input is present, the  
20 output of the detector unit 572 is a positive error generated by the light bias 584 on the  
PiN reference detector 576. If a ZERO bit is present, a positive error voltage results due

to stronger contribution on the PiN reference detector 574 from the marker pulse 132 and  
2 the light bias 584. A ONE bit will produce proper balance between the output of the  
reference detector 576 and the photo detector 574 resulting in a null value or zero volts  
4 being output from the detector unit 572.

The input light intensity of the wavelength channels is always directed to the NiP  
6 detector of each of the detector units such as the photo detector 554 of the detector unit  
552 and the photo detector 574 of the detector unit 572. The PiN detector such as the  
8 reference detector 556 of the detector unit 552 and the reference detector 576 of the  
detector unit 572 also will have a bias light source 564 or 584 in FIGs. 16 and 17.

10 To ensure reliable determination for the DC voltage value used for fast detection  
zero match, the leading edge of the marker pulse used is extended so it is already present  
12 ahead of the overlay encoded bits. During this leading edge time which may be 25% of  
the total demodulation pulse, all optical data channels will hold the equivalent bit values  
14 of a zero state. The output of an optical detector array similar to the detector array 150 in  
FIG. 6 will contain a minimum DC voltage value that equals the DC value expected if all  
16 bits sensed by the array were in logical zero states. If the array holds only 4 detector  
units for zero bit compare and has 8 elements in total for the array, the supporting CPU  
18 will have this data and will automatically scale the minimum voltage point by 0.5 (4  
elements / 8 total elements) and use this value for the expected zero state DC value for a  
20 zero bit match.

The average value method described above with reference to FIGs. 14 and 15

2 may be modified for detecting attenuation encoding. Since attenuation encoding will  
result in ONEs being encoded at a slightly lower amplitude, the ONE detection process  
4 will be reversed with a PiN photo detector serving to detect an attenuated input signal  
against the marker signal on a NiP reference detector. The ZERO detection process will  
6 also be reversed using a NiP photo detector serving to detect the signal and an attenuated  
marker signal on a PiN photo detector. Thus, the ONE detection process for attenuation  
8 encoding uses the process described with reference to FIG. 14 while the ZERO detection  
process uses the process described with reference to FIG. 15. The level of the bias will  
10 be adjusted accordingly for proper operation. The method described with reference to  
FIG. 15 is used to detected the higher voltage state of the logic configuration while that  
12 of FIG. 14 is used to detected the lower voltage state of the logic configuration.

Similarly, the fast offset method described above with reference to FIGs. 16 and  
14 17 may also be modified for detecting attenuation encoding. The method described with  
reference to FIG. 17 is used to detect the higher voltage logic state (ZERO in attenuation  
16 encoding) and the method in FIG. 16 is used to detect the lower voltage logic state (ONE  
in attenuation encoding). The detector units are identical to that described above, the  
18 marker signal is attenuated and biased to a PiN reference detector while the input signal  
is coupled to a NiP photo detector. The ZERO bit detectors are wired in series and a  
20 code match is indicated by a zero voltage. The ONE bit detectors are also wired in series  
and a code match is indicated by the detection of a specific voltage level.

An integrated circuit fabrication of the parallel overlay code detector 150 shown  
2 in FIG. 6 and similar to the code detector array 204 in FIGs. 10 and 11 is shown in FIGs.  
18-20. FIG. 18 is a top view of the detector array 150 while FIG. 19 is a cross section  
4 view of the fabrication of the detector unit 152 which detects a ONE bit and FIG. 20 is a  
cross section view of the fabrication of the detector unit 154. The detector array 150 is  
6 fabricated from silicon in this example. However, for operation in the 1.55um  
wavelength window, GaAs or Indium Phosphide base materials with various epi layer  
8 formulations are used but the processing technique is similar to that of silicon. The end  
result are still PiN and NiP photodiodes formed with GaAs, InGaAs, InGaAsP, etc.  
10 structures that are matched in response to the wavelengths of the application band.

With reference to FIGs. 18 and 19, the detector unit 152 is designed for logic  
12 ONE bit detection which is gain encoded. The detector array 150 is formed on a  
substrate 600 which is formed of bulk P doped silicon. The photo detector 174 has a N+  
14 doped region 602 which is formed on the top of the substrate 600. The photo detector  
174 also has an P+ doped region 604 which is formed on the bottom of the substrate 600  
16 opposite the N+ doped region 602.

The reference detector 176 has a P+ doped region 606 which is formed on the top  
18 of the substrate 600. The reference detector 176 also has an N+ doped region 608 which  
is formed on the bottom of the substrate 600 opposite the P+ doped region 606.

20 The wavelength filter 178 is formed from a dielectric filter layer 610 over the N+  
doped region 602 which permits only specific wavelengths of light to be transmitted to

the N+ doped region 602. The reference filter 180 is formed from a dielectric filter layer 612 over the P + doped region 606 which permits only the wavelength of the marker channel 132 in FIG. 5 to be transmitted to the P + doped region 606. An aluminum attenuation mask 614 is formed over the layer 612 to provide the aperture 544. Two channel stops 616 and 618 are formed from P + doped material to separate the photo detector 174 and the reference detector 176. A protective oxide layer 620 is formed over the top surface of the substrate 600 and a protective oxide layer 622 is formed over the bottom surface of the substrate 600. A top conductor 624 is formed from the attenuation mask 614 and electrically couples the N+ doped region 602 to the P + doped region 606. A bottom conductor 626 is fabricated from aluminum and electrically connects the P + doped region 604 to the N + doped region 608.

The reference bias LED 182 is fabricated from an LED die 630 near the reference detector 176. The emission wavelength of the LED die 630 only needs to be within the response range of the detector material and does not have to match the tuned wavelength of the input optical light energy. With silicon based detectors, the optimum response wavelength is between 800 to 900 nm and typically used in short haul fiber links in metro distribution. By contrast, long haul fiber wavelengths use wavelengths around 1.55 um (L band) while shorter spans of the backbone use wavelengths around 1.31 um (C band). The bias LED wavelength used for all the detector units in the array 150 can therefore be of the same wavelength, 830nm as an example with GaAlAs LEDs. The LED die 630 is mounted to the substrate 600 with standard pick and place technology.

A bondwire 632 is coupled to a conductor 634 which provides electrical power to  
2 the LED die 630. The LED die 630 is overcoated by a conformal clear coat 636. In  
order to prevent stray light from being exposed to the LED die 630, a light block  
4 overcoat is applied over the clear coat 638. The bond wire 632 to the LED die 630 is  
protected by the conformal coating 638 which also serves as a light pipe, restricting bias  
6 illumination to be sensed only by the intended detector elements.

The fabrication of a ZERO bit detector for detecting gain encoded ZERO bits  
8 such as detector unit 154 is similar. With reference to FIGs. 18 and 20 the integrated  
circuit fabrication of the detector unit 154 formed on the substrate 600 will now be  
10 explained. The photo detector 184 has a P+ doped region 672 which is formed on the top  
of the substrate 600. The photo detector 184 also has an N+ doped region 674 which is  
12 formed on the bottom of the substrate 600 opposite the P+ doped region 672. The  
reference detector 186 has a N+ doped region 676 which is formed on the top of the  
14 substrate 600. The reference detector 186 also has an P+ doped region 678 which is  
formed on the bottom of the substrate 600 opposite the N+ doped region 676.

16 The wavelength filter 188 is formed from a dielectric filter layer 680 over the P+  
doped region 672 which permits only specific wavelengths of light to be transmitted to  
18 the P+ doped region 672. The reference filter 190 is formed from a dielectric filter layer  
682 over the N + doped region 676 which permits only the wavelength of the reference  
20 channel 132 in FIG. 5 to be transmitted to the N + doped region 676. Two channel stops  
686 and 688 are formed from P + doped material to separate the photo detector 184 and

the reference detector 186. A protective oxide layer 690 is formed over the top surface of  
2 the substrate 600 and a protective oxide layer 692 is formed over the bottom surface of  
the substrate 600. A top conductor 694 is formed from aluminum and couples the P+  
4 doped region 672 to the N + doped region 676. A bottom conductor 696 is fabricated  
from aluminum and electrically connects the N + doped region 674 to the P + doped  
6 region 678.

The input bias LED 192 is fabricated near the photo detector 154 and is fabricated  
8 from a LED die 700. A bondwire 702 couples a conductor 704 which provides electrical  
power to the LED die 700. The LED die 700 is overcoated by a conformal clear coat  
10 706. In order to prevent stray light from being exposed to the LED die 700, a light block  
overcoat is applied over the clear coat 708.

12 The number of bits in the address code for the present invention depends on the  
number of DWDM channels in the optical fiber 82. Thus, a typical DWDM channel may  
14 include addresses of up to 200 bits corresponding to 200 channels. Channels will  
typically be divided into small bit groups to encode specific information. Of course more  
16 or less channels may be used depending on the address codes desired.

18 One of the innovations of the optical address detector is the ability to  
differentially compare multiple light energies at the different wavelengths. Once set for a  
certain address pattern, each optical address detector can respond to only one  
20 combination code. Multiple optical address detectors may function together to produce  
complex traffic management systems in optical systems.

2        The output of the optical address detectors is a final decision output that can be  
4        directly processed by a supporting processor with little bandwidth demands from this  
6        processor. This is an improvement compared to other technologies that must extract the  
8        raw photoelectric signal before any processing can occur. The speed and accuracy of the  
10       optical address detectors circumvents many problems associated with secondary  
12       processing and light-to-photocurrent conversions.

14       The optical address detection method permits each detector element such as the  
16       detectors 204 in FIGs. 10 and 11 to function as an integration of three powerful  
18       processing blocks. First, the optical detector is a direct light-to-light differential  
20       comparator. Second, the optical detector is an analog computing element where balance  
in input conditions will produce one unique output such as a null which represents a  
22       coding match. Third, the output of the detector is a direct voltage with a unipolar  
24       response where non-match situations will always produce a positive output voltage and  
26       only a match condition will yield zero volts. In combination, the three processing  
28       elements within each address detector element preprocesses a gigabit data stream and  
30       yields only a zero volt state when a match occurs. In this case, the match is for a logic  
32       ONE or ZERO. Because each address processing element can function as a self  
34       sufficient floating decision block, multiple blocks may be cascaded to form a complex  
36       light-to-light pattern matching processor. The final output from this complex matching  
38       processor is not a complex waveform but a simple single waveform where values or zero  
40       volts are the only points that matter. Since all light processing are contained within the

address decoder array, DWDM channels can be decoded with little light loss, very high  
2 phase accuracy and high speed.

4 This simplistic output waveform can be quickly processed by a support CPU or  
6 DSP with virtually no delay or mathematical overhead. The overall response delay to a  
final action (such as switching of an optical switch) may be made in the sub-nanosecond  
8 range making it possible to steer light packets directly in real time with a minimum of  
buffering. When this is combined with a buffer loop to produce a smart buffering  
10 component, many new capabilities become possible. The buffering capability serves as  
the packet steering interfacing to slower switch functions that otherwise would not  
support direct optical packet steering.

12 It will be apparent to those skilled in the art that various modifications and  
variations can be made in the method and system of the present invention without  
departing from the spirit or scope of the invention. The present invention is not limited  
14 by the foregoing descriptions but is intended to cover all modifications and variations  
that come within the scope of the spirit of the invention and the claims that follow.